{"id":{"repo_id":"uiuc","oai_identifier":"oai:www.ideals.illinois.edu:2142/132607"},"canonical_url":"https://search.dev.ndltd.org/etd/uiuc/oai:www.ideals.illinois.edu:2142/132607","repository":{"repo_id":"uiuc","name":"University of Illinois - Urbana-Champaign","base_url":"https://www.ideals.illinois.edu/oai-pmh"},"display":{"title":"A 1.7GS/s SAR ADC in 28nm CMOS","abstract":"This thesis presents a 1.7GS/s 9b single channel SAR ADC in 28nm CMOS technology. The main focus of the thesis is the leveraging of the pipelining, passive residue transfer, and partial interleaving techniques to increase sample rate of the ADC. The first chapter explains the motivation for increasing the single channel ADC speed as well as the operation of the SAR ADC and pipelined SAR ADC and their inherent limitations. The second chapter presents the architecture investigated in this project. The third chapter details the circuit level implementation of the ADC. The fourth chapter shows simulation results, and the fifth chapter presents the conclusions.","abstract_html":"This thesis presents a 1.7GS/s 9b single channel SAR ADC in 28nm CMOS technology. The main focus of the thesis is the leveraging of the pipelining, passive residue transfer, and partial interleaving techniques to increase sample rate of the ADC. The first chapter explains the motivation for increasing the single channel ADC speed as well as the operation of the SAR ADC and pipelined SAR ADC and their inherent limitations. The second chapter presents the architecture investigated in this project. The third chapter details the circuit level implementation of the ADC. The fourth chapter shows simulation results, and the fifth chapter presents the conclusions.","abstract_has_math":false,"creators":["Burns, John Erick"],"institution":"University of Illinois Urbana-Champaign","degree_name":"M.S.","degree_level":"Thesis","degree_discipline":"Electrical & Computer Engr","degree_department":null,"school":null,"contributors":["Hanumolu, Pavan K"],"advisors":[],"committee_chairs":[],"committee_members":[],"year":2025,"date_issued":"2025-12","date_published":"2025-12","updated_at":"2026-07-22T22:25:07Z","subjects":["SAR ADC","Pipelined SAR ADC","Passive residue transfer","Partial interleaving"],"languages":["en"],"rights":["Copyright 2025 John Burns"],"rights_urls":[],"identifier_entries":[]},"links":{"outbound_url":"https://hdl.handle.net/2142/132607","outbound_label":"Handle","outbound_source":"dc:identifier"},"metadata_groups":[{"id":"people","label":"People","entries":[{"key":"dc:contributor","label":"Contributor","values":["Hanumolu, Pavan K"]},{"key":"dc:creator","label":"Author","values":["Burns, John Erick"]}]},{"id":"academic_context","label":"Academic Context","entries":[{"key":"dc:date","label":"Dc Date","values":["2025-12","2025-12-12"]},{"key":"dc:type","label":"Dc Type","values":["text","Thesis"]},{"key":"thesis:degree_discipline","label":"Discipline","values":["Electrical & Computer Engr"]},{"key":"thesis:degree_level","label":"Degree Level","values":["Thesis"]},{"key":"thesis:degree_name","label":"Degree Name","values":["M.S."]},{"key":"thesis:institution_name","label":"Thesis Institution Name","values":["University of Illinois Urbana-Champaign"]}]},{"id":"subjects_keywords","label":"Subjects and Keywords","entries":[{"key":"dc:subject","label":"Dc Subject","values":["SAR ADC","Pipelined SAR ADC","Passive residue transfer","Partial interleaving"]}]},{"id":"language_rights","label":"Language and Rights","entries":[{"key":"dc:language","label":"Dc Language","values":["en"]},{"key":"dc:rights","label":"Dc Rights","values":["Copyright 2025 John Burns"]}]},{"id":"identifiers","label":"Identifiers","entries":[{"key":"dc:identifier","label":"Identifier","values":["https://hdl.handle.net/2142/132607"]}]},{"id":"additional","label":"Additional Metadata","entries":[{"key":"dc:description","label":"Description","values":["This thesis presents a 1.7GS/s 9b single channel SAR ADC in 28nm CMOS technology. The main focus of the thesis is the leveraging of the pipelining, passive residue transfer, and partial interleaving techniques to increase sample rate of the ADC. The first chapter explains the motivation for increasing the single channel ADC speed as well as the operation of the SAR ADC and pipelined SAR ADC and their inherent limitations. The second chapter presents the architecture investigated in this project. The third chapter details the circuit level implementation of the ADC. The fourth chapter shows simulation results, and the fifth chapter presents the conclusions.","Submission original under an indefinite embargo labeled 'Open Access'. The submission was exported from vireo on 2026-02-19 without embargo terms","The student, John Burns, accepted the attached license on 2025-12-12 at 11:47.","The student, John Burns, submitted this Thesis for approval on 2025-12-12 at 11:56.","This Thesis was approved for publication on 2025-12-12 at 13:07.","DSpace SAF Submission Ingestion Package generated from Vireo submission #23150 on 2026-02-19 at 18:30:36"]},{"key":"dc:format","label":"Dc Format","values":["application/pdf"]},{"key":"dc:title","label":"Title","values":["A 1.7GS/s SAR ADC in 28nm CMOS"]}]}],"canonical_facts":{"dc:contributor":["Hanumolu, Pavan K"],"dc:creator":["Burns, John Erick"],"dc:date":["2025-12","2025-12-12"],"dc:description":["This thesis presents a 1.7GS/s 9b single channel SAR ADC in 28nm CMOS technology. The main focus of the thesis is the leveraging of the pipelining, passive residue transfer, and partial interleaving techniques to increase sample rate of the ADC. The first chapter explains the motivation for increasing the single channel ADC speed as well as the operation of the SAR ADC and pipelined SAR ADC and their inherent limitations. The second chapter presents the architecture investigated in this project. The third chapter details the circuit level implementation of the ADC. The fourth chapter shows simulation results, and the fifth chapter presents the conclusions.","Submission original under an indefinite embargo labeled 'Open Access'. The submission was exported from vireo on 2026-02-19 without embargo terms","The student, John Burns, accepted the attached license on 2025-12-12 at 11:47.","The student, John Burns, submitted this Thesis for approval on 2025-12-12 at 11:56.","This Thesis was approved for publication on 2025-12-12 at 13:07.","DSpace SAF Submission Ingestion Package generated from Vireo submission #23150 on 2026-02-19 at 18:30:36"],"dc:format":["application/pdf"],"dc:identifier":["https://hdl.handle.net/2142/132607"],"dc:language":["en"],"dc:rights":["Copyright 2025 John Burns"],"dc:subject":["SAR ADC","Pipelined SAR ADC","Passive residue transfer","Partial interleaving"],"dc:title":["A 1.7GS/s SAR ADC in 28nm CMOS"],"dc:type":["text","Thesis"],"thesis:degree_discipline":["Electrical & Computer Engr"],"thesis:degree_level":["Thesis"],"thesis:degree_name":["M.S."],"thesis:institution_name":["University of Illinois Urbana-Champaign"]},"updated_at":"2026-07-22T22:25:07Z"}