{"id":{"repo_id":"uiuc","oai_identifier":"oai:www.ideals.illinois.edu:2142/11966"},"canonical_url":"https://search.dev.ndltd.org/etd/uiuc/oai:www.ideals.illinois.edu:2142/11966","repository":{"repo_id":"uiuc","name":"University of Illinois - Urbana-Champaign","base_url":"https://www.ideals.illinois.edu/oai-pmh"},"display":{"title":"Timing Analysis and Behavioral Synthesis with Process Variation","abstract":"The move to deep submicron processes has brought about new problems that designers must contend with in order to obtain functional circuits. Process variation has been recognized as one of the leading issues that must be dealt with in deep submicron processes. The problems experienced with deep submicron processes have ushered in a new era of statistical design, in which process parameters are no longer considered to be deterministic but are modeled as probability distributions. In order to support statistical design, new algorithms and methods are needed. One of the chief problems with process variation is the need for accurate timing analysis in which process parameters such as gate length and oxide thickness are now modeled as probability density functions (pdf) instead of deterministic quantities. Statistical static timing analysis (SSTA) has emerged to fi ll that void. Much work has been performed in the realm of SSTA; however, the majority of it has focused on improving the main SSTA algorithm. The first piece of work that will be presented in this thesis extends SSTA to be able to handle complicated timing constraints such as multi-clock domain circuits, false paths, and multi-cycle paths. The second piece of work extends the behavioral synthesis task of binding to be variation-aware through our algorithm FastYield. FastYield off ers several contributions to the field of statistical design. First, it presents the unit correlation model, a model that can be used to model correlation at the functional unit level. Second, it offers a bipartite matching formulation for variation-aware binding in high-level synthesis. Last, it presents a statistical timing-driven floorplanner that is used to obtain correlation and interconnect information for more accurate timing analysis.","abstract_html":"The move to deep submicron processes has brought about new problems that designers must contend with in order to obtain functional circuits. Process variation has been recognized as one of the leading issues that must be dealt with in deep submicron processes. The problems experienced with deep submicron processes have ushered in a new era of statistical design, in which process parameters are no longer considered to be deterministic but are modeled as probability distributions. In order to support statistical design, new algorithms and methods are needed. One of the chief problems with process variation is the need for accurate timing analysis in which process parameters such as gate length and oxide thickness are now modeled as probability density functions (pdf) instead of deterministic quantities. Statistical static timing analysis (SSTA) has emerged to fi ll that void. Much work has been performed in the realm of SSTA; however, the majority of it has focused on improving the main SSTA algorithm. The first piece of work that will be presented in this thesis extends SSTA to be able to handle complicated timing constraints such as multi-clock domain circuits, false paths, and multi-cycle paths. The second piece of work extends the behavioral synthesis task of binding to be variation-aware through our algorithm FastYield. FastYield off ers several contributions to the field of statistical design. First, it presents the unit correlation model, a model that can be used to model correlation at the functional unit level. Second, it offers a bipartite matching formulation for variation-aware binding in high-level synthesis. Last, it presents a statistical timing-driven floorplanner that is used to obtain correlation and interconnect information for more accurate timing analysis.","abstract_has_math":false,"creators":["Lucas, Gregory M."],"institution":"University of Illinois at Urbana-Champaign","degree_name":"M.S.","degree_level":"Thesis","degree_discipline":"Electrical and Computer Engineering","degree_department":null,"school":null,"contributors":["Chen, Deming"],"advisors":[],"committee_chairs":[],"committee_members":[],"year":2009,"date_issued":"2009-06-01T16:04:46Z","date_published":"2009-06-01T16:04:46Z","updated_at":"2026-07-22T22:24:52Z","subjects":["process variation","high-level synthesis","behavioral synthesis","statistical static timing analysis","SSTA","multi-cycle","multi-clock"],"languages":[],"rights":["Copyright 2009 Gregory M. Lucas"],"rights_urls":[],"identifier_entries":[]},"links":{"outbound_url":"http://hdl.handle.net/2142/11966","outbound_label":"Handle","outbound_source":"dc:identifier"},"metadata_groups":[{"id":"people","label":"People","entries":[{"key":"dc:contributor","label":"Contributor","values":["Chen, Deming"]},{"key":"dc:creator","label":"Author","values":["Lucas, Gregory M."]}]},{"id":"academic_context","label":"Academic Context","entries":[{"key":"dc:date","label":"Dc Date","values":["2009-06-01T16:04:46Z","2009-5"]},{"key":"thesis:degree_discipline","label":"Discipline","values":["Electrical and Computer Engineering"]},{"key":"thesis:degree_level","label":"Degree Level","values":["Thesis"]},{"key":"thesis:degree_name","label":"Degree Name","values":["M.S."]},{"key":"thesis:institution_name","label":"Thesis Institution Name","values":["University of Illinois at Urbana-Champaign"]}]},{"id":"subjects_keywords","label":"Subjects and Keywords","entries":[{"key":"dc:subject","label":"Dc Subject","values":["process variation","high-level synthesis","behavioral synthesis","statistical static timing analysis","SSTA","multi-cycle","multi-clock"]}]},{"id":"language_rights","label":"Language and Rights","entries":[{"key":"dc:rights","label":"Dc Rights","values":["Copyright 2009 Gregory M. Lucas"]}]},{"id":"identifiers","label":"Identifiers","entries":[{"key":"dc:identifier","label":"Identifier","values":["http://hdl.handle.net/2142/11966"]}]},{"id":"additional","label":"Additional Metadata","entries":[{"key":"dc:description","label":"Description","values":["The move to deep submicron processes has brought about new problems that designers must contend with in order to obtain functional circuits. Process variation has been recognized as one of the leading issues that must be dealt with in deep submicron processes. The problems experienced with deep submicron processes have ushered in a new era of statistical design, in which process parameters are no longer considered to be deterministic but are modeled as probability distributions. In order to support statistical design, new algorithms and methods are needed. One of the chief problems with process variation is the need for accurate timing analysis in which process parameters such as gate length and oxide thickness are now modeled as probability density functions (pdf) instead of deterministic quantities. Statistical static timing analysis (SSTA) has emerged to fi ll that void. Much work has been performed in the realm of SSTA; however, the majority of it has focused on improving the main SSTA algorithm. The first piece of work that will be presented in this thesis extends SSTA to be able to handle complicated timing constraints such as multi-clock domain circuits, false paths, and multi-cycle paths. The second piece of work extends the behavioral synthesis task of binding to be variation-aware through our algorithm FastYield. FastYield off ers several contributions to the field of statistical design. First, it presents the unit correlation model, a model that can be used to model correlation at the functional unit level. Second, it offers a bipartite matching formulation for variation-aware binding in high-level synthesis. Last, it presents a statistical timing-driven floorplanner that is used to obtain correlation and interconnect information for more accurate timing analysis.","Item deposited via ETD process 2009-06-01.","Made available in DSpace on 2009-06-01T16:04:46Z (GMT). No. of bitstreams: 3 license.txt: 4063 bytes, checksum: 5b8df1cfd2b15af2919e5ac62b7d8b0f (MD5) lucas_gregory.pdf: 1163968 bytes, checksum: 5cd9c0812a77020d896eaa127d7485bc (MD5) 1_lucas_gregory.pdf: 1163959 bytes, checksum: d885c32ba7147a19cca177b36e72fe86 (MD5)"]},{"key":"dc:title","label":"Title","values":["Timing Analysis and Behavioral Synthesis with Process Variation"]}]}],"canonical_facts":{"dc:contributor":["Chen, Deming"],"dc:creator":["Lucas, Gregory M."],"dc:date":["2009-06-01T16:04:46Z","2009-5"],"dc:description":["The move to deep submicron processes has brought about new problems that designers must contend with in order to obtain functional circuits. Process variation has been recognized as one of the leading issues that must be dealt with in deep submicron processes. The problems experienced with deep submicron processes have ushered in a new era of statistical design, in which process parameters are no longer considered to be deterministic but are modeled as probability distributions. In order to support statistical design, new algorithms and methods are needed. One of the chief problems with process variation is the need for accurate timing analysis in which process parameters such as gate length and oxide thickness are now modeled as probability density functions (pdf) instead of deterministic quantities. Statistical static timing analysis (SSTA) has emerged to fi ll that void. Much work has been performed in the realm of SSTA; however, the majority of it has focused on improving the main SSTA algorithm. The first piece of work that will be presented in this thesis extends SSTA to be able to handle complicated timing constraints such as multi-clock domain circuits, false paths, and multi-cycle paths. The second piece of work extends the behavioral synthesis task of binding to be variation-aware through our algorithm FastYield. FastYield off ers several contributions to the field of statistical design. First, it presents the unit correlation model, a model that can be used to model correlation at the functional unit level. Second, it offers a bipartite matching formulation for variation-aware binding in high-level synthesis. Last, it presents a statistical timing-driven floorplanner that is used to obtain correlation and interconnect information for more accurate timing analysis.","Item deposited via ETD process 2009-06-01.","Made available in DSpace on 2009-06-01T16:04:46Z (GMT). No. of bitstreams: 3 license.txt: 4063 bytes, checksum: 5b8df1cfd2b15af2919e5ac62b7d8b0f (MD5) lucas_gregory.pdf: 1163968 bytes, checksum: 5cd9c0812a77020d896eaa127d7485bc (MD5) 1_lucas_gregory.pdf: 1163959 bytes, checksum: d885c32ba7147a19cca177b36e72fe86 (MD5)"],"dc:identifier":["http://hdl.handle.net/2142/11966"],"dc:rights":["Copyright 2009 Gregory M. Lucas"],"dc:subject":["process variation","high-level synthesis","behavioral synthesis","statistical static timing analysis","SSTA","multi-cycle","multi-clock"],"dc:title":["Timing Analysis and Behavioral Synthesis with Process Variation"],"thesis:degree_discipline":["Electrical and Computer Engineering"],"thesis:degree_level":["Thesis"],"thesis:degree_name":["M.S."],"thesis:institution_name":["University of Illinois at Urbana-Champaign"]},"updated_at":"2026-07-22T22:24:52Z"}