{"id":{"repo_id":"uiuc","oai_identifier":"oai:www.ideals.illinois.edu:2142/109449"},"canonical_url":"https://search.dev.ndltd.org/etd/uiuc/oai:www.ideals.illinois.edu:2142/109449","repository":{"repo_id":"uiuc","name":"University of Illinois - Urbana-Champaign","base_url":"https://www.ideals.illinois.edu/oai-pmh"},"display":{"title":"Testing infrastructure and other considerations in a waferscale processor","abstract":"With the breakdown of Dennard scaling, the improvement of computational performance is exploited through parallel computing. Further stimulated by emerging workloads, like machine learning, big data processing, and cloud computing, which are either inherently parallel workloads or easily parallelizable, processor core count continues to increase. Simply cramming more and more processor cores into an ever larger chip is not feasible since the yield of such a large chip can drop dramatically due to manufacturing defects. Complicated large systems with multiple chips and/or packages connected as nodes in a network can deliver massive computation performance but suffer from high communication costs and large area, power, and cooling needed for these systems. Therefore, novel architectures and integration technologies are required to support the growing size of processors. Chiplet-based design is a candidate that can realize large systems while promising high system yield. One part of the system yield, namely the yield of individual dies, highly depends on testing. After introducing the concepts of generic IC testing and an example of testing infrastructure in an ARM-based system, this thesis focuses on the testing infrastructure in a chiplet-based ARM-based waferscale system. Some unique challenges and corresponding solutions in such a waferscale system are addressed. Additionally, verification efforts during this project are detailed, including RTL simulations and FPGA prototyping. The thesis concludes with potential improvement to the author's design as well as future directions.","abstract_html":"With the breakdown of Dennard scaling, the improvement of computational performance is exploited through parallel computing. Further stimulated by emerging workloads, like machine learning, big data processing, and cloud computing, which are either inherently parallel workloads or easily parallelizable, processor core count continues to increase. Simply cramming more and more processor cores into an ever larger chip is not feasible since the yield of such a large chip can drop dramatically due to manufacturing defects. Complicated large systems with multiple chips and/or packages connected as nodes in a network can deliver massive computation performance but suffer from high communication costs and large area, power, and cooling needed for these systems. Therefore, novel architectures and integration technologies are required to support the growing size of processors. Chiplet-based design is a candidate that can realize large systems while promising high system yield. One part of the system yield, namely the yield of individual dies, highly depends on testing. After introducing the concepts of generic IC testing and an example of testing infrastructure in an ARM-based system, this thesis focuses on the testing infrastructure in a chiplet-based ARM-based waferscale system. Some unique challenges and corresponding solutions in such a waferscale system are addressed. Additionally, verification efforts during this project are detailed, including RTL simulations and FPGA prototyping. The thesis concludes with potential improvement to the author's design as well as future directions.","abstract_has_math":false,"creators":["Liu, Jingyang"],"institution":"University of Illinois at Urbana-Champaign","degree_name":"M.S.","degree_level":"Thesis","degree_discipline":"Electrical & Computer Engr","degree_department":null,"school":null,"contributors":["Kumar, Rakesh"],"advisors":[],"committee_chairs":[],"committee_members":[],"year":2021,"date_issued":"2021-03-05T21:38:24Z","date_published":"2021-03-05T21:38:24Z","updated_at":"2026-07-22T22:24:50Z","subjects":["design-for-testability","waferscale"],"languages":["en"],"rights":["Copyright 2020 Jingyang Liu"],"rights_urls":[],"identifier_entries":[]},"links":{"outbound_url":"http://hdl.handle.net/2142/109449","outbound_label":"Handle","outbound_source":"dc:identifier"},"metadata_groups":[{"id":"people","label":"People","entries":[{"key":"dc:contributor","label":"Contributor","values":["Kumar, Rakesh"]},{"key":"dc:creator","label":"Author","values":["Liu, Jingyang"]}]},{"id":"academic_context","label":"Academic Context","entries":[{"key":"dc:date","label":"Dc Date","values":["2021-03-05T21:38:24Z","2020-12-09","2020-12"]},{"key":"dc:type","label":"Dc Type","values":["text","Thesis"]},{"key":"thesis:degree_discipline","label":"Discipline","values":["Electrical & Computer Engr"]},{"key":"thesis:degree_level","label":"Degree Level","values":["Thesis"]},{"key":"thesis:degree_name","label":"Degree Name","values":["M.S."]},{"key":"thesis:institution_name","label":"Thesis Institution Name","values":["University of Illinois at Urbana-Champaign"]}]},{"id":"subjects_keywords","label":"Subjects and Keywords","entries":[{"key":"dc:subject","label":"Dc Subject","values":["design-for-testability","waferscale"]}]},{"id":"language_rights","label":"Language and Rights","entries":[{"key":"dc:language","label":"Dc Language","values":["en"]},{"key":"dc:rights","label":"Dc Rights","values":["Copyright 2020 Jingyang Liu"]}]},{"id":"identifiers","label":"Identifiers","entries":[{"key":"dc:identifier","label":"Identifier","values":["http://hdl.handle.net/2142/109449"]}]},{"id":"additional","label":"Additional Metadata","entries":[{"key":"dc:description","label":"Description","values":["With the breakdown of Dennard scaling, the improvement of computational performance is exploited through parallel computing. Further stimulated by emerging workloads, like machine learning, big data processing, and cloud computing, which are either inherently parallel workloads or easily parallelizable, processor core count continues to increase. Simply cramming more and more processor cores into an ever larger chip is not feasible since the yield of such a large chip can drop dramatically due to manufacturing defects. Complicated large systems with multiple chips and/or packages connected as nodes in a network can deliver massive computation performance but suffer from high communication costs and large area, power, and cooling needed for these systems. Therefore, novel architectures and integration technologies are required to support the growing size of processors. Chiplet-based design is a candidate that can realize large systems while promising high system yield. One part of the system yield, namely the yield of individual dies, highly depends on testing. After introducing the concepts of generic IC testing and an example of testing infrastructure in an ARM-based system, this thesis focuses on the testing infrastructure in a chiplet-based ARM-based waferscale system. Some unique challenges and corresponding solutions in such a waferscale system are addressed. Additionally, verification efforts during this project are detailed, including RTL simulations and FPGA prototyping. The thesis concludes with potential improvement to the author's design as well as future directions.","Submission original under an indefinite embargo labeled 'Open Access'. The submission was exported from vireo on 2021-03-04 without embargo terms","The student, Jingyang Liu, accepted the attached license on 2020-12-08 at 20:58.","The student, Jingyang Liu, submitted this Thesis for approval on 2020-12-08 at 21:25.","This Thesis was approved for publication on 2020-12-09 at 11:28.","DSpace SAF Submission Ingestion Package generated from Vireo submission #16101 on 2021-03-04 at 15:36:21","Made available in DSpace on 2021-03-05T21:38:24Z (GMT). No. of bitstreams: 2 LIU-THESIS-2020.pdf: 4015224 bytes, checksum: 73b4f9655da8009f5731ffdd0db46528 (MD5) LICENSE.txt: 4209 bytes, checksum: 6a1ac36ee3d5580261f5b0c670665d1a (MD5) Previous issue date: 2020-12-09"]},{"key":"dc:format","label":"Dc Format","values":["application/pdf"]},{"key":"dc:title","label":"Title","values":["Testing infrastructure and other considerations in a waferscale processor"]}]}],"canonical_facts":{"dc:contributor":["Kumar, Rakesh"],"dc:creator":["Liu, Jingyang"],"dc:date":["2021-03-05T21:38:24Z","2020-12-09","2020-12"],"dc:description":["With the breakdown of Dennard scaling, the improvement of computational performance is exploited through parallel computing. Further stimulated by emerging workloads, like machine learning, big data processing, and cloud computing, which are either inherently parallel workloads or easily parallelizable, processor core count continues to increase. Simply cramming more and more processor cores into an ever larger chip is not feasible since the yield of such a large chip can drop dramatically due to manufacturing defects. Complicated large systems with multiple chips and/or packages connected as nodes in a network can deliver massive computation performance but suffer from high communication costs and large area, power, and cooling needed for these systems. Therefore, novel architectures and integration technologies are required to support the growing size of processors. Chiplet-based design is a candidate that can realize large systems while promising high system yield. One part of the system yield, namely the yield of individual dies, highly depends on testing. After introducing the concepts of generic IC testing and an example of testing infrastructure in an ARM-based system, this thesis focuses on the testing infrastructure in a chiplet-based ARM-based waferscale system. Some unique challenges and corresponding solutions in such a waferscale system are addressed. Additionally, verification efforts during this project are detailed, including RTL simulations and FPGA prototyping. The thesis concludes with potential improvement to the author's design as well as future directions.","Submission original under an indefinite embargo labeled 'Open Access'. The submission was exported from vireo on 2021-03-04 without embargo terms","The student, Jingyang Liu, accepted the attached license on 2020-12-08 at 20:58.","The student, Jingyang Liu, submitted this Thesis for approval on 2020-12-08 at 21:25.","This Thesis was approved for publication on 2020-12-09 at 11:28.","DSpace SAF Submission Ingestion Package generated from Vireo submission #16101 on 2021-03-04 at 15:36:21","Made available in DSpace on 2021-03-05T21:38:24Z (GMT). No. of bitstreams: 2 LIU-THESIS-2020.pdf: 4015224 bytes, checksum: 73b4f9655da8009f5731ffdd0db46528 (MD5) LICENSE.txt: 4209 bytes, checksum: 6a1ac36ee3d5580261f5b0c670665d1a (MD5) Previous issue date: 2020-12-09"],"dc:format":["application/pdf"],"dc:identifier":["http://hdl.handle.net/2142/109449"],"dc:language":["en"],"dc:rights":["Copyright 2020 Jingyang Liu"],"dc:subject":["design-for-testability","waferscale"],"dc:title":["Testing infrastructure and other considerations in a waferscale processor"],"dc:type":["text","Thesis"],"thesis:degree_discipline":["Electrical & Computer Engr"],"thesis:degree_level":["Thesis"],"thesis:degree_name":["M.S."],"thesis:institution_name":["University of Illinois at Urbana-Champaign"]},"updated_at":"2026-07-22T22:24:50Z"}