{"id":{"repo_id":"uiuc","oai_identifier":"oai:www.ideals.illinois.edu:2142/105911"},"canonical_url":"https://search.dev.ndltd.org/etd/uiuc/oai:www.ideals.illinois.edu:2142/105911","repository":{"repo_id":"uiuc","name":"University of Illinois - Urbana-Champaign","base_url":"https://www.ideals.illinois.edu/oai-pmh"},"display":{"title":"Dynamic power management for computing and communication","abstract":"Power management is essential in state-of-the-art many-core processor and system-on-chip designs due to the ever-increasing demand for performance and the diminishing benefits from technology scaling. With more and more integration of processing cores and functional blocks, aggressive power management is needed to keep the chips from overheating, to reduce the power requirement of the circuit boards and to allow data centers to host more machines within its power density limit. On the communication side, on- and off-chip total bandwidth has been increasing exponentially. However, the transceiver energy efficiency has by and large remained constant. Previous studies have explored the dynamic voltage and frequency scaling (DVFS) and Rapid on/off (ROO) techniques to optimize power efficiency of the transceivers for short-reach on-board chip to chip links. In this thesis, we explore power scaling techniques for on-chip high-speed links. To this end, A 10Gb/s rapid-on/off on-chip link transceiver is presented to demonstrate the architecture and circuit techniques to improve energy efficiency under all utilization levels. Fabricated in 65nm process, the proposed transceiver uses single-ended signaling with only 0.5\\textmu m width and spacing and achieves 5Gb/m throughput density. Fast-lock signaling and clocking circuits greatly reduce the power-on time to 17ns. More than 125x effective data rate scaling (10Gb/s to 80Mb/s) is obtained with an energy efficiency degradation of only 1.6x (627fJ/b/mm to 997fJ/b/mm). When the supply voltage is scaled from 1V to 0.7V, the peak data rate scales from 10Gb/s to 6Gb/s and the power scalable range increases to 208x (10Gb/s to 48Mb/s) with energy efficiency degradation of only 1.2x (627fJ/b/mm to 753fJ/b/mm). On the computing side, more and more aggressive power management profiles are deployed on modern processors. However, their effectiveness is limited due to the potential supply droops caused by the large load current steps that compromises the power integrity. To mitigate the droops, we explore the circuit and architecture techniques for a fast load transient DC-DC converter that is able to withstand large load steps without a supply droop/overshoot. The proposed converter achieved 89% peak. It also achieved less than 8mV droop/overshoot when a 480mA/1ns load step is applied.","abstract_html":"Power management is essential in state-of-the-art many-core processor and system-on-chip designs due to the ever-increasing demand for performance and the diminishing benefits from technology scaling. With more and more integration of processing cores and functional blocks, aggressive power management is needed to keep the chips from overheating, to reduce the power requirement of the circuit boards and to allow data centers to host more machines within its power density limit. On the communication side, on- and off-chip total bandwidth has been increasing exponentially. However, the transceiver energy efficiency has by and large remained constant. Previous studies have explored the dynamic voltage and frequency scaling (DVFS) and Rapid on/off (ROO) techniques to optimize power efficiency of the transceivers for short-reach on-board chip to chip links. In this thesis, we explore power scaling techniques for on-chip high-speed links. To this end, A 10Gb/s rapid-on/off on-chip link transceiver is presented to demonstrate the architecture and circuit techniques to improve energy efficiency under all utilization levels. Fabricated in 65nm process, the proposed transceiver uses single-ended signaling with only 0.5\\textmu m width and spacing and achieves 5Gb/m throughput density. Fast-lock signaling and clocking circuits greatly reduce the power-on time to 17ns. More than 125x effective data rate scaling (10Gb/s to 80Mb/s) is obtained with an energy efficiency degradation of only 1.6x (627fJ/b/mm to 997fJ/b/mm). When the supply voltage is scaled from 1V to 0.7V, the peak data rate scales from 10Gb/s to 6Gb/s and the power scalable range increases to 208x (10Gb/s to 48Mb/s) with energy efficiency degradation of only 1.2x (627fJ/b/mm to 753fJ/b/mm). On the computing side, more and more aggressive power management profiles are deployed on modern processors. However, their effectiveness is limited due to the potential supply droops caused by the large load current steps that compromises the power integrity. To mitigate the droops, we explore the circuit and architecture techniques for a fast load transient DC-DC converter that is able to withstand large load steps without a supply droop/overshoot. The proposed converter achieved 89% peak. It also achieved less than 8mV droop/overshoot when a 480mA/1ns load step is applied.","abstract_has_math":false,"creators":["Wei, Da"],"institution":"University of Illinois at Urbana-Champaign","degree_name":"Ph.D.","degree_level":"Dissertation","degree_discipline":"Electrical & Computer Engr","degree_department":null,"school":null,"contributors":["Hanumolu, Pavan Kumar","Schutt-Aine, Jose E.","Shanbhag, Naresh R.","Banerjee, Arijit"],"advisors":[],"committee_chairs":[],"committee_members":[],"year":2019,"date_issued":"2019-11-26T20:59:35Z","date_published":"2019-11-26T20:59:35Z","updated_at":"2026-07-22T22:24:45Z","subjects":["DC-DC converter","buck converter","fast transient response","advance notice","droop elimination","high switching frequency","high efficiency","Transceiver","Burst mode","rapid on/off","energy efficient","energy proportional","on-chip link","low power","power scalable","serial link","Multiplying delay locked loop (MDLL)"],"languages":["en"],"rights":["Copyright 2019 Da Wei"],"rights_urls":[],"identifier_entries":[]},"links":{"outbound_url":"http://hdl.handle.net/2142/105911","outbound_label":"Handle","outbound_source":"dc:identifier"},"metadata_groups":[{"id":"people","label":"People","entries":[{"key":"dc:contributor","label":"Contributor","values":["Hanumolu, Pavan Kumar","Schutt-Aine, Jose E.","Shanbhag, Naresh R.","Banerjee, Arijit"]},{"key":"dc:creator","label":"Author","values":["Wei, Da"]}]},{"id":"academic_context","label":"Academic Context","entries":[{"key":"dc:date","label":"Dc Date","values":["2019-11-26T20:59:35Z","2021-11-27T10:15:09Z","2019-07-08","2019-08"]},{"key":"dc:type","label":"Dc Type","values":["text"]},{"key":"thesis:degree_discipline","label":"Discipline","values":["Electrical & Computer Engr"]},{"key":"thesis:degree_level","label":"Degree Level","values":["Dissertation"]},{"key":"thesis:degree_name","label":"Degree Name","values":["Ph.D."]},{"key":"thesis:institution_name","label":"Thesis Institution Name","values":["University of Illinois at Urbana-Champaign"]}]},{"id":"subjects_keywords","label":"Subjects and Keywords","entries":[{"key":"dc:subject","label":"Dc Subject","values":["DC-DC converter","buck converter","fast transient response","advance notice","droop elimination","high switching frequency","high efficiency","Transceiver","Burst mode","rapid on/off","energy efficient","energy proportional","on-chip link","low power","power scalable","serial link","Multiplying delay locked loop (MDLL)"]}]},{"id":"language_rights","label":"Language and Rights","entries":[{"key":"dc:language","label":"Dc Language","values":["en"]},{"key":"dc:rights","label":"Dc Rights","values":["Copyright 2019 Da Wei"]}]},{"id":"identifiers","label":"Identifiers","entries":[{"key":"dc:identifier","label":"Identifier","values":["http://hdl.handle.net/2142/105911"]}]},{"id":"additional","label":"Additional Metadata","entries":[{"key":"dc:description","label":"Description","values":["Power management is essential in state-of-the-art many-core processor and system-on-chip designs due to the ever-increasing demand for performance and the diminishing benefits from technology scaling. With more and more integration of processing cores and functional blocks, aggressive power management is needed to keep the chips from overheating, to reduce the power requirement of the circuit boards and to allow data centers to host more machines within its power density limit. On the communication side, on- and off-chip total bandwidth has been increasing exponentially. However, the transceiver energy efficiency has by and large remained constant. Previous studies have explored the dynamic voltage and frequency scaling (DVFS) and Rapid on/off (ROO) techniques to optimize power efficiency of the transceivers for short-reach on-board chip to chip links. In this thesis, we explore power scaling techniques for on-chip high-speed links. To this end, A 10Gb/s rapid-on/off on-chip link transceiver is presented to demonstrate the architecture and circuit techniques to improve energy efficiency under all utilization levels. Fabricated in 65nm process, the proposed transceiver uses single-ended signaling with only 0.5\\textmu m width and spacing and achieves 5Gb/m throughput density. Fast-lock signaling and clocking circuits greatly reduce the power-on time to 17ns. More than 125x effective data rate scaling (10Gb/s to 80Mb/s) is obtained with an energy efficiency degradation of only 1.6x (627fJ/b/mm to 997fJ/b/mm). When the supply voltage is scaled from 1V to 0.7V, the peak data rate scales from 10Gb/s to 6Gb/s and the power scalable range increases to 208x (10Gb/s to 48Mb/s) with energy efficiency degradation of only 1.2x (627fJ/b/mm to 753fJ/b/mm). On the computing side, more and more aggressive power management profiles are deployed on modern processors. However, their effectiveness is limited due to the potential supply droops caused by the large load current steps that compromises the power integrity. To mitigate the droops, we explore the circuit and architecture techniques for a fast load transient DC-DC converter that is able to withstand large load steps without a supply droop/overshoot. The proposed converter achieved 89% peak. It also achieved less than 8mV droop/overshoot when a 480mA/1ns load step is applied.","Submission published under a 24 month embargo labeled 'Closed Access', the embargo will last until 2021-08-01","The student, Da Wei, accepted the attached license on 2019-07-08 at 14:28.","The student, Da Wei, submitted this Dissertation for approval on 2019-07-08 at 14:39.","This Dissertation was approved for publication on 2019-07-08 at 15:48.","DSpace SAF Submission Ingestion Package generated from Vireo submission #14200 on 2019-11-26 at 14:01:46","Made available in DSpace on 2019-11-26T20:59:35Z (GMT). No. of bitstreams: 2 WEI-DISSERTATION-2019.pdf: 11613979 bytes, checksum: 21c2216670c82fde6453d786cecf6ea7 (MD5) LICENSE.txt: 4203 bytes, checksum: cb64301fcee309f3cca1712a58c04627 (MD5) Previous issue date: 2019-07-08","Embargo set by: Seth Robbins for item 113058 Lift date: 2021-11-26T20:59:54Z Reason: Author requested closed access (OA after 2yrs) in Vireo ETD system","Limited Restriction Lifted for Item 113058 on 2021-11-27T10:15:09Z."]},{"key":"dc:format","label":"Dc Format","values":["application/pdf"]},{"key":"dc:title","label":"Title","values":["Dynamic power management for computing and communication"]}]}],"canonical_facts":{"dc:contributor":["Hanumolu, Pavan Kumar","Schutt-Aine, Jose E.","Shanbhag, Naresh R.","Banerjee, Arijit"],"dc:creator":["Wei, Da"],"dc:date":["2019-11-26T20:59:35Z","2021-11-27T10:15:09Z","2019-07-08","2019-08"],"dc:description":["Power management is essential in state-of-the-art many-core processor and system-on-chip designs due to the ever-increasing demand for performance and the diminishing benefits from technology scaling. With more and more integration of processing cores and functional blocks, aggressive power management is needed to keep the chips from overheating, to reduce the power requirement of the circuit boards and to allow data centers to host more machines within its power density limit. On the communication side, on- and off-chip total bandwidth has been increasing exponentially. However, the transceiver energy efficiency has by and large remained constant. Previous studies have explored the dynamic voltage and frequency scaling (DVFS) and Rapid on/off (ROO) techniques to optimize power efficiency of the transceivers for short-reach on-board chip to chip links. In this thesis, we explore power scaling techniques for on-chip high-speed links. To this end, A 10Gb/s rapid-on/off on-chip link transceiver is presented to demonstrate the architecture and circuit techniques to improve energy efficiency under all utilization levels. Fabricated in 65nm process, the proposed transceiver uses single-ended signaling with only 0.5\\textmu m width and spacing and achieves 5Gb/m throughput density. Fast-lock signaling and clocking circuits greatly reduce the power-on time to 17ns. More than 125x effective data rate scaling (10Gb/s to 80Mb/s) is obtained with an energy efficiency degradation of only 1.6x (627fJ/b/mm to 997fJ/b/mm). When the supply voltage is scaled from 1V to 0.7V, the peak data rate scales from 10Gb/s to 6Gb/s and the power scalable range increases to 208x (10Gb/s to 48Mb/s) with energy efficiency degradation of only 1.2x (627fJ/b/mm to 753fJ/b/mm). On the computing side, more and more aggressive power management profiles are deployed on modern processors. However, their effectiveness is limited due to the potential supply droops caused by the large load current steps that compromises the power integrity. To mitigate the droops, we explore the circuit and architecture techniques for a fast load transient DC-DC converter that is able to withstand large load steps without a supply droop/overshoot. The proposed converter achieved 89% peak. It also achieved less than 8mV droop/overshoot when a 480mA/1ns load step is applied.","Submission published under a 24 month embargo labeled 'Closed Access', the embargo will last until 2021-08-01","The student, Da Wei, accepted the attached license on 2019-07-08 at 14:28.","The student, Da Wei, submitted this Dissertation for approval on 2019-07-08 at 14:39.","This Dissertation was approved for publication on 2019-07-08 at 15:48.","DSpace SAF Submission Ingestion Package generated from Vireo submission #14200 on 2019-11-26 at 14:01:46","Made available in DSpace on 2019-11-26T20:59:35Z (GMT). No. of bitstreams: 2 WEI-DISSERTATION-2019.pdf: 11613979 bytes, checksum: 21c2216670c82fde6453d786cecf6ea7 (MD5) LICENSE.txt: 4203 bytes, checksum: cb64301fcee309f3cca1712a58c04627 (MD5) Previous issue date: 2019-07-08","Embargo set by: Seth Robbins for item 113058 Lift date: 2021-11-26T20:59:54Z Reason: Author requested closed access (OA after 2yrs) in Vireo ETD system","Limited Restriction Lifted for Item 113058 on 2021-11-27T10:15:09Z."],"dc:format":["application/pdf"],"dc:identifier":["http://hdl.handle.net/2142/105911"],"dc:language":["en"],"dc:rights":["Copyright 2019 Da Wei"],"dc:subject":["DC-DC converter","buck converter","fast transient response","advance notice","droop elimination","high switching frequency","high efficiency","Transceiver","Burst mode","rapid on/off","energy efficient","energy proportional","on-chip link","low power","power scalable","serial link","Multiplying delay locked loop (MDLL)"],"dc:title":["Dynamic power management for computing and communication"],"dc:type":["text"],"thesis:degree_discipline":["Electrical & Computer Engr"],"thesis:degree_level":["Dissertation"],"thesis:degree_name":["Ph.D."],"thesis:institution_name":["University of Illinois at Urbana-Champaign"]},"updated_at":"2026-07-22T22:24:45Z"}