{"id":{"repo_id":"uiuc","oai_identifier":"oai:www.ideals.illinois.edu:2142/102467"},"canonical_url":"https://search.dev.ndltd.org/etd/uiuc/oai:www.ideals.illinois.edu:2142/102467","repository":{"repo_id":"uiuc","name":"University of Illinois - Urbana-Champaign","base_url":"https://www.ideals.illinois.edu/oai-pmh"},"display":{"title":"MNA stamping for transient circuit simulation using SPICE","abstract":"Simulation is an essential step in the circuit design procedure, helping to verify the behavior of a designed circuit and dramatically reducing the time and effort required for debugging a given design. However, to analyze this behavior, we require an interface between the circuit design and the computer’s computational capabilities. This translation can be done in various ways depending on what aspect of the circuit is desired to be modeled (steady-state, transient, etc.). In this thesis, we explore two of these (steady-state MNA formulation and State-Space formulation) as a first step towards transient analysis.","abstract_html":"Simulation is an essential step in the circuit design procedure, helping to verify the behavior of a designed circuit and dramatically reducing the time and effort required for debugging a given design. However, to analyze this behavior, we require an interface between the circuit design and the computer’s computational capabilities. This translation can be done in various ways depending on what aspect of the circuit is desired to be modeled (steady-state, transient, etc.). In this thesis, we explore two of these (steady-state MNA formulation and State-Space formulation) as a first step towards transient analysis.","abstract_has_math":false,"creators":["Verma, Vishesh"],"institution":"University of Illinois at Urbana-Champaign","degree_name":"M.S.","degree_level":"Thesis","degree_discipline":"Electrical & Computer Engr","degree_department":null,"school":null,"contributors":["Schutt-Ainé, José E."],"advisors":[],"committee_chairs":[],"committee_members":[],"year":2019,"date_issued":"2019-02-06T19:36:26Z","date_published":"2019-02-06T19:36:26Z","updated_at":"2026-07-22T22:24:40Z","subjects":["MNA","Stamping","SPICE","simulation"],"languages":["en"],"rights":["Copyright 2018 Vishesh Verma"],"rights_urls":[],"identifier_entries":[]},"links":{"outbound_url":"http://hdl.handle.net/2142/102467","outbound_label":"Handle","outbound_source":"dc:identifier"},"metadata_groups":[{"id":"people","label":"People","entries":[{"key":"dc:contributor","label":"Contributor","values":["Schutt-Ainé, José E."]},{"key":"dc:creator","label":"Author","values":["Verma, Vishesh"]}]},{"id":"academic_context","label":"Academic Context","entries":[{"key":"dc:date","label":"Dc Date","values":["2019-02-06T19:36:26Z","2018-12-03","2018-12"]},{"key":"dc:type","label":"Dc Type","values":["text"]},{"key":"thesis:degree_discipline","label":"Discipline","values":["Electrical & Computer Engr"]},{"key":"thesis:degree_level","label":"Degree Level","values":["Thesis"]},{"key":"thesis:degree_name","label":"Degree Name","values":["M.S."]},{"key":"thesis:institution_name","label":"Thesis Institution Name","values":["University of Illinois at Urbana-Champaign"]}]},{"id":"subjects_keywords","label":"Subjects and Keywords","entries":[{"key":"dc:subject","label":"Dc Subject","values":["MNA","Stamping","SPICE","simulation"]}]},{"id":"language_rights","label":"Language and Rights","entries":[{"key":"dc:language","label":"Dc Language","values":["en"]},{"key":"dc:rights","label":"Dc Rights","values":["Copyright 2018 Vishesh Verma"]}]},{"id":"identifiers","label":"Identifiers","entries":[{"key":"dc:identifier","label":"Identifier","values":["http://hdl.handle.net/2142/102467"]}]},{"id":"additional","label":"Additional Metadata","entries":[{"key":"dc:description","label":"Description","values":["Simulation is an essential step in the circuit design procedure, helping to verify the behavior of a designed circuit and dramatically reducing the time and effort required for debugging a given design. However, to analyze this behavior, we require an interface between the circuit design and the computer’s computational capabilities. This translation can be done in various ways depending on what aspect of the circuit is desired to be modeled (steady-state, transient, etc.). In this thesis, we explore two of these (steady-state MNA formulation and State-Space formulation) as a first step towards transient analysis.","Submission original under an indefinite embargo labeled 'Open Access'. The submission was exported from vireo on 2019-02-05 without embargo terms","The student, Vishesh Verma, accepted the attached license on 2018-12-03 at 11:25.","The student, Vishesh Verma, submitted this Thesis for approval on 2018-12-03 at 11:29.","This Thesis was approved for publication on 2018-12-03 at 11:40.","DSpace SAF Submission Ingestion Package generated from Vireo submission #13177 on 2019-02-05 at 11:13:35","Made available in DSpace on 2019-02-06T19:36:26Z (GMT). No. of bitstreams: 2 VERMA-THESIS-2018.pdf: 513664 bytes, checksum: 0b52e1e2b9f2b87a7ff389e62cb3325c (MD5) LICENSE.txt: 4210 bytes, checksum: 0c19d983180215c38174c66de90b2de9 (MD5) Previous issue date: 2018-12-03"]},{"key":"dc:format","label":"Dc Format","values":["application/pdf"]},{"key":"dc:title","label":"Title","values":["MNA stamping for transient circuit simulation using SPICE"]}]}],"canonical_facts":{"dc:contributor":["Schutt-Ainé, José E."],"dc:creator":["Verma, Vishesh"],"dc:date":["2019-02-06T19:36:26Z","2018-12-03","2018-12"],"dc:description":["Simulation is an essential step in the circuit design procedure, helping to verify the behavior of a designed circuit and dramatically reducing the time and effort required for debugging a given design. However, to analyze this behavior, we require an interface between the circuit design and the computer’s computational capabilities. This translation can be done in various ways depending on what aspect of the circuit is desired to be modeled (steady-state, transient, etc.). In this thesis, we explore two of these (steady-state MNA formulation and State-Space formulation) as a first step towards transient analysis.","Submission original under an indefinite embargo labeled 'Open Access'. The submission was exported from vireo on 2019-02-05 without embargo terms","The student, Vishesh Verma, accepted the attached license on 2018-12-03 at 11:25.","The student, Vishesh Verma, submitted this Thesis for approval on 2018-12-03 at 11:29.","This Thesis was approved for publication on 2018-12-03 at 11:40.","DSpace SAF Submission Ingestion Package generated from Vireo submission #13177 on 2019-02-05 at 11:13:35","Made available in DSpace on 2019-02-06T19:36:26Z (GMT). No. of bitstreams: 2 VERMA-THESIS-2018.pdf: 513664 bytes, checksum: 0b52e1e2b9f2b87a7ff389e62cb3325c (MD5) LICENSE.txt: 4210 bytes, checksum: 0c19d983180215c38174c66de90b2de9 (MD5) Previous issue date: 2018-12-03"],"dc:format":["application/pdf"],"dc:identifier":["http://hdl.handle.net/2142/102467"],"dc:language":["en"],"dc:rights":["Copyright 2018 Vishesh Verma"],"dc:subject":["MNA","Stamping","SPICE","simulation"],"dc:title":["MNA stamping for transient circuit simulation using SPICE"],"dc:type":["text"],"thesis:degree_discipline":["Electrical & Computer Engr"],"thesis:degree_level":["Thesis"],"thesis:degree_name":["M.S."],"thesis:institution_name":["University of Illinois at Urbana-Champaign"]},"updated_at":"2026-07-22T22:24:40Z"}