{"id":{"repo_id":"uiuc","oai_identifier":"oai:www.ideals.illinois.edu:2142/101643"},"canonical_url":"https://search.dev.ndltd.org/etd/uiuc/oai:www.ideals.illinois.edu:2142/101643","repository":{"repo_id":"uiuc","name":"University of Illinois - Urbana-Champaign","base_url":"https://www.ideals.illinois.edu/oai-pmh"},"display":{"title":"Analysis of R-2R digital-to-analog converter with equal current switching","abstract":"Analysis and performance tradeoffs of an R-2R digital-to-analog converter with equal current switching are presented. It is shown that for such architecture, the active area of the DAC grows as the resolution increases due to higher matching requirement needed. A fully binary-weighted DAC suffers from well-known differential linearity problems and large switching glitches at the output, while a fully thermometer-coded DAC benefits from the relaxed DNL but requires a large area to realize. The R-2R DAC with equal current switching into the ladder network can be implemented using very low currents with more relaxed current matching requirements over the binary-weighted DAC, and less area over the thermometer-coded DAC.","abstract_html":"Analysis and performance tradeoffs of an R-2R digital-to-analog converter with equal current switching are presented. It is shown that for such architecture, the active area of the DAC grows as the resolution increases due to higher matching requirement needed. A fully binary-weighted DAC suffers from well-known differential linearity problems and large switching glitches at the output, while a fully thermometer-coded DAC benefits from the relaxed DNL but requires a large area to realize. The R-2R DAC with equal current switching into the ladder network can be implemented using very low currents with more relaxed current matching requirements over the binary-weighted DAC, and less area over the thermometer-coded DAC.","abstract_has_math":false,"creators":["Yeoh, Mei Ling"],"institution":"University of Illinois at Urbana-Champaign","degree_name":"M.S.","degree_level":"Thesis","degree_discipline":"Electrical & Computer Engr","degree_department":null,"school":null,"contributors":["Radhakrishnan, Chandrasekhar","Hanumolu, Pavan K."],"advisors":[],"committee_chairs":[],"committee_members":[],"year":2018,"date_issued":"2018-09-27T16:28:02Z","date_published":"2018-09-27T16:28:02Z","updated_at":"2026-07-22T22:24:40Z","subjects":["R-2R, DAC, INL, DNL"],"languages":["en"],"rights":["Copyright 2018 Mei Ling Yeoh"],"rights_urls":[],"identifier_entries":[]},"links":{"outbound_url":"http://hdl.handle.net/2142/101643","outbound_label":"Handle","outbound_source":"dc:identifier"},"metadata_groups":[{"id":"people","label":"People","entries":[{"key":"dc:contributor","label":"Contributor","values":["Radhakrishnan, Chandrasekhar","Hanumolu, Pavan K."]},{"key":"dc:creator","label":"Author","values":["Yeoh, Mei Ling"]}]},{"id":"academic_context","label":"Academic Context","entries":[{"key":"dc:date","label":"Dc Date","values":["2018-09-27T16:28:02Z","2020-09-28T09:15:27Z","2018-05-21","2018-08"]},{"key":"dc:type","label":"Dc Type","values":["text"]},{"key":"thesis:degree_discipline","label":"Discipline","values":["Electrical & Computer Engr"]},{"key":"thesis:degree_level","label":"Degree Level","values":["Thesis"]},{"key":"thesis:degree_name","label":"Degree Name","values":["M.S."]},{"key":"thesis:institution_name","label":"Thesis Institution Name","values":["University of Illinois at Urbana-Champaign"]}]},{"id":"subjects_keywords","label":"Subjects and Keywords","entries":[{"key":"dc:subject","label":"Dc Subject","values":["R-2R, DAC, INL, DNL"]}]},{"id":"language_rights","label":"Language and Rights","entries":[{"key":"dc:language","label":"Dc Language","values":["en"]},{"key":"dc:rights","label":"Dc Rights","values":["Copyright 2018 Mei Ling Yeoh"]}]},{"id":"identifiers","label":"Identifiers","entries":[{"key":"dc:identifier","label":"Identifier","values":["http://hdl.handle.net/2142/101643"]}]},{"id":"additional","label":"Additional Metadata","entries":[{"key":"dc:description","label":"Description","values":["Analysis and performance tradeoffs of an R-2R digital-to-analog converter with equal current switching are presented. It is shown that for such architecture, the active area of the DAC grows as the resolution increases due to higher matching requirement needed. A fully binary-weighted DAC suffers from well-known differential linearity problems and large switching glitches at the output, while a fully thermometer-coded DAC benefits from the relaxed DNL but requires a large area to realize. The R-2R DAC with equal current switching into the ladder network can be implemented using very low currents with more relaxed current matching requirements over the binary-weighted DAC, and less area over the thermometer-coded DAC.","Submission published under a 24 month embargo labeled 'U of I Access', the embargo will last until 2020-08-01","The student, Mei Ling Yeoh, accepted the attached license on 2018-05-18 at 19:47.","The student, Mei Ling Yeoh, submitted this Thesis for approval on 2018-05-18 at 20:26.","This Thesis was approved for publication on 2018-05-21 at 10:13.","DSpace SAF Submission Ingestion Package generated from Vireo submission #12583 on 2018-09-27 at 11:15:47","Made available in DSpace on 2018-09-27T16:28:02Z (GMT). No. of bitstreams: 2 YEOH-THESIS-2018.pdf: 1122001 bytes, checksum: 2f22c91566626b3ca0a48509481e3fea (MD5) LICENSE.txt: 4210 bytes, checksum: 40d13a0331b344491d8f8627070ab759 (MD5) Previous issue date: 2018-05-21","Embargo set by: Seth Robbins for item 107740 Lift date: 2020-09-27T16:28:07Z Reason: Author requested U of Illinois access only (OA after 2yrs) in Vireo ETD system","Embargo set by: Seth Robbins for item 107740 Lift date: 2020-09-27T16:30:34Z Reason: Author requested U of Illinois access only (OA after 2yrs) in Vireo ETD system","Embargo set by: Seth Robbins for item 107740 Lift date: 2020-09-27T16:31:43Z Reason: Author requested U of Illinois access only (OA after 2yrs) in Vireo ETD system","Embargo set by: Seth Robbins for item 107740 Lift date: 2020-09-27T16:34:29Z Reason: Author requested U of Illinois access only (OA after 2yrs) in Vireo ETD system","U of I Only Restriction Lifted for Item 107740 on 2020-09-28T09:15:27Z."]},{"key":"dc:format","label":"Dc Format","values":["application/pdf"]},{"key":"dc:title","label":"Title","values":["Analysis of R-2R digital-to-analog converter with equal current switching"]}]}],"canonical_facts":{"dc:contributor":["Radhakrishnan, Chandrasekhar","Hanumolu, Pavan K."],"dc:creator":["Yeoh, Mei Ling"],"dc:date":["2018-09-27T16:28:02Z","2020-09-28T09:15:27Z","2018-05-21","2018-08"],"dc:description":["Analysis and performance tradeoffs of an R-2R digital-to-analog converter with equal current switching are presented. It is shown that for such architecture, the active area of the DAC grows as the resolution increases due to higher matching requirement needed. A fully binary-weighted DAC suffers from well-known differential linearity problems and large switching glitches at the output, while a fully thermometer-coded DAC benefits from the relaxed DNL but requires a large area to realize. The R-2R DAC with equal current switching into the ladder network can be implemented using very low currents with more relaxed current matching requirements over the binary-weighted DAC, and less area over the thermometer-coded DAC.","Submission published under a 24 month embargo labeled 'U of I Access', the embargo will last until 2020-08-01","The student, Mei Ling Yeoh, accepted the attached license on 2018-05-18 at 19:47.","The student, Mei Ling Yeoh, submitted this Thesis for approval on 2018-05-18 at 20:26.","This Thesis was approved for publication on 2018-05-21 at 10:13.","DSpace SAF Submission Ingestion Package generated from Vireo submission #12583 on 2018-09-27 at 11:15:47","Made available in DSpace on 2018-09-27T16:28:02Z (GMT). No. of bitstreams: 2 YEOH-THESIS-2018.pdf: 1122001 bytes, checksum: 2f22c91566626b3ca0a48509481e3fea (MD5) LICENSE.txt: 4210 bytes, checksum: 40d13a0331b344491d8f8627070ab759 (MD5) Previous issue date: 2018-05-21","Embargo set by: Seth Robbins for item 107740 Lift date: 2020-09-27T16:28:07Z Reason: Author requested U of Illinois access only (OA after 2yrs) in Vireo ETD system","Embargo set by: Seth Robbins for item 107740 Lift date: 2020-09-27T16:30:34Z Reason: Author requested U of Illinois access only (OA after 2yrs) in Vireo ETD system","Embargo set by: Seth Robbins for item 107740 Lift date: 2020-09-27T16:31:43Z Reason: Author requested U of Illinois access only (OA after 2yrs) in Vireo ETD system","Embargo set by: Seth Robbins for item 107740 Lift date: 2020-09-27T16:34:29Z Reason: Author requested U of Illinois access only (OA after 2yrs) in Vireo ETD system","U of I Only Restriction Lifted for Item 107740 on 2020-09-28T09:15:27Z."],"dc:format":["application/pdf"],"dc:identifier":["http://hdl.handle.net/2142/101643"],"dc:language":["en"],"dc:rights":["Copyright 2018 Mei Ling Yeoh"],"dc:subject":["R-2R, DAC, INL, DNL"],"dc:title":["Analysis of R-2R digital-to-analog converter with equal current switching"],"dc:type":["text"],"thesis:degree_discipline":["Electrical & Computer Engr"],"thesis:degree_level":["Thesis"],"thesis:degree_name":["M.S."],"thesis:institution_name":["University of Illinois at Urbana-Champaign"]},"updated_at":"2026-07-22T22:24:40Z"}