{"id":{"repo_id":"texas","oai_identifier":"oai:repositories.lib.utexas.edu:2152/128623"},"canonical_url":"https://search.dev.ndltd.org/etd/texas/oai:repositories.lib.utexas.edu:2152/128623","repository":{"repo_id":"texas","name":"University of Texas","base_url":"https://repositories.lib.utexas.edu/server/oai/request"},"display":{"title":"Performance and reliability evaluation of Banyan networks","abstract":"There is a growing interest in multicomputer systems for increased performance and improved reliability. The operation of such a system is critically dependent on the proper functioning of its interconnection network, which connects various resources within the system. This research presents performance and reliability analysis of a large class of multistage interconnection networks known as banyans. We present analytical models for performance evaluation of banyan networks using different performance indices, such as the combinatorial power (total number of permutations supported by a network) and the probability of packet acceptance. Detailed fault tolerance and reliability analysis is also presented, which shows how reliability indices are affected by network structural parameters, e.g. the number of stages, complexity of a switch, etc. Two novel fault-tolerant topologies are proposed and analyzed: a one-sided banyan and a banyan with redundant stage. The results of this research are based on the graph theoretic approach, and are applicable to rectangular SW-banyans, rectangular CC-banyans, non-rectangular banyans and other equivalent networks of arbitrary size","abstract_html":"There is a growing interest in multicomputer systems for increased performance and improved reliability. The operation of such a system is critically dependent on the proper functioning of its interconnection network, which connects various resources within the system. This research presents performance and reliability analysis of a large class of multistage interconnection networks known as banyans. We present analytical models for performance evaluation of banyan networks using different performance indices, such as the combinatorial power (total number of permutations supported by a network) and the probability of packet acceptance. Detailed fault tolerance and reliability analysis is also presented, which shows how reliability indices are affected by network structural parameters, e.g. the number of stages, complexity of a switch, etc. Two novel fault-tolerant topologies are proposed and analyzed: a one-sided banyan and a banyan with redundant stage. The results of this research are based on the graph theoretic approach, and are applicable to rectangular SW-banyans, rectangular CC-banyans, non-rectangular banyans and other equivalent networks of arbitrary size","abstract_has_math":false,"creators":["Cherkassky, Vladimir S."],"institution":"University of Texas at Austin","degree_name":"Doctor of Philosophy","degree_level":"Doctoral","degree_discipline":"Electrical Engineering","degree_department":null,"school":null,"contributors":[],"advisors":["Malek, Miroslaw"],"committee_chairs":[],"committee_members":[],"year":1985,"date_issued":"1985","date_published":"1985","updated_at":"2026-07-24T05:01:12Z","subjects":["Multiprocessors","Computer networks","Banyans"],"languages":["en"],"rights":["Copyright © is held by the author. Presentation of this material on the Libraries' web site by University Libraries, The University of Texas at Austin was made possible under a limited license grant from the author who has retained all copyrights in the works."],"rights_urls":[],"identifier_entries":[{"key":"dc:identifier.uri","label":"Identifier URI","values":["https://doi.org/10.26153/tsw/55148"],"render_values":[{"text":"https://doi.org/10.26153/tsw/55148","href":"https://doi.org/10.26153/tsw/55148","code":true}]}]},"links":{"outbound_url":"https://hdl.handle.net/2152/128623","outbound_label":"Handle","outbound_source":"dc:identifier.uri"},"metadata_groups":[{"id":"people","label":"People","entries":[{"key":"dc:contributor.advisor","label":"Advisor","values":["Malek, Miroslaw"]},{"key":"dc:creator","label":"Author","values":["Cherkassky, Vladimir S."]}]},{"id":"academic_context","label":"Academic Context","entries":[{"key":"dc:date.accessioned","label":"Dc Date Accessioned","values":["2024-09-14T19:34:38Z"]},{"key":"dc:date.available","label":"Dc Date Available","values":["2024-09-14T19:34:38Z"]},{"key":"dc:date.issued","label":"Date","values":["1985"]},{"key":"dc:type","label":"Dc Type","values":["Thesis"]},{"key":"thesis:degree_discipline","label":"Discipline","values":["Electrical Engineering"]},{"key":"thesis:degree_level","label":"Degree Level","values":["Doctoral"]},{"key":"thesis:degree_name","label":"Degree Name","values":["Doctor of Philosophy"]},{"key":"thesis:institution_name","label":"Thesis Institution Name","values":["University of Texas at Austin"]}]},{"id":"subjects_keywords","label":"Subjects and Keywords","entries":[{"key":"dc:subject","label":"Dc Subject","values":["Multiprocessors","Computer networks","Banyans"]}]},{"id":"language_rights","label":"Language and Rights","entries":[{"key":"dc:language.iso","label":"Language (ISO)","values":["en"]},{"key":"dc:rights","label":"Dc Rights","values":["Copyright © is held by the author. Presentation of this material on the Libraries' web site by University Libraries, The University of Texas at Austin was made possible under a limited license grant from the author who has retained all copyrights in the works."]}]},{"id":"identifiers","label":"Identifiers","entries":[{"key":"dc:identifier.uri","label":"Identifier URI","values":["https://hdl.handle.net/2152/128623","https://doi.org/10.26153/tsw/55148"]}]},{"id":"additional","label":"Additional Metadata","entries":[{"key":"dc:description.abstract","label":"Abstract","values":["There is a growing interest in multicomputer systems for increased performance and improved reliability. The operation of such a system is critically dependent on the proper functioning of its interconnection network, which connects various resources within the system. This research presents performance and reliability analysis of a large class of multistage interconnection networks known as banyans. We present analytical models for performance evaluation of banyan networks using different performance indices, such as the combinatorial power (total number of permutations supported by a network) and the probability of packet acceptance. Detailed fault tolerance and reliability analysis is also presented, which shows how reliability indices are affected by network structural parameters, e.g. the number of stages, complexity of a switch, etc. Two novel fault-tolerant topologies are proposed and analyzed: a one-sided banyan and a banyan with redundant stage. The results of this research are based on the graph theoretic approach, and are applicable to rectangular SW-banyans, rectangular CC-banyans, non-rectangular banyans and other equivalent networks of arbitrary size"]},{"key":"dc:format.medium","label":"Dc Format Medium","values":["electronic"]},{"key":"dc:title","label":"Title","values":["Performance and reliability evaluation of Banyan networks"]}]}],"canonical_facts":{"dc:contributor.advisor":["Malek, Miroslaw"],"dc:creator":["Cherkassky, Vladimir S."],"dc:date.accessioned":["2024-09-14T19:34:38Z"],"dc:date.available":["2024-09-14T19:34:38Z"],"dc:date.issued":["1985"],"dc:description.abstract":["There is a growing interest in multicomputer systems for increased performance and improved reliability. The operation of such a system is critically dependent on the proper functioning of its interconnection network, which connects various resources within the system. This research presents performance and reliability analysis of a large class of multistage interconnection networks known as banyans. We present analytical models for performance evaluation of banyan networks using different performance indices, such as the combinatorial power (total number of permutations supported by a network) and the probability of packet acceptance. Detailed fault tolerance and reliability analysis is also presented, which shows how reliability indices are affected by network structural parameters, e.g. the number of stages, complexity of a switch, etc. Two novel fault-tolerant topologies are proposed and analyzed: a one-sided banyan and a banyan with redundant stage. The results of this research are based on the graph theoretic approach, and are applicable to rectangular SW-banyans, rectangular CC-banyans, non-rectangular banyans and other equivalent networks of arbitrary size"],"dc:format.medium":["electronic"],"dc:identifier.uri":["https://hdl.handle.net/2152/128623","https://doi.org/10.26153/tsw/55148"],"dc:language.iso":["en"],"dc:rights":["Copyright © is held by the author. Presentation of this material on the Libraries' web site by University Libraries, The University of Texas at Austin was made possible under a limited license grant from the author who has retained all copyrights in the works."],"dc:subject":["Multiprocessors","Computer networks","Banyans"],"dc:title":["Performance and reliability evaluation of Banyan networks"],"dc:type":["Thesis"],"thesis:degree_discipline":["Electrical Engineering"],"thesis:degree_level":["Doctoral"],"thesis:degree_name":["Doctor of Philosophy"],"thesis:institution_name":["University of Texas at Austin"]},"updated_at":"2026-07-24T05:01:12Z"}