Back to results

Rochester Institute of Technology

VHDL Modeling of an H.264/AVC Video Decoder

dc:creator Warsaw, Thomas Benjamin

thesis:degree_name Computer Engineering (MS)

Degree

thesis:*

Name thesis:degree_name: Computer Engineering (MS)
Level thesis:degree_level: Thesis

Author and committee

dc:creator, dc:contributor.*

Author dc:creator: Warsaw, Thomas Benjamin
Contributors dc:contributor: Marcin Lukowiak

Identifiers

dc:identifier.*

Repository record dc:identifier: https://repository.rit.edu/theses/8130
OAI identifier oai:identifier: oai:repository.rit.edu:theses-9142

Chain of custody

source

Harvested from: Rochester Institute of Technology
Base URL: repository.rit.edu/do/oai/
Last updated: 2026-07-27
Source record: OAI-PMH GetRecord

related terms

rit
Thesis

citation

Warsaw, Thomas Benjamin. VHDL Modeling of an H.264/AVC Video Decoder. Thesis thesis, https://repository.rit.edu/theses/8130

More from Rochester Institute of Technology