Probabilistic Analysis for Reliable Logic Circuits

Back to results

Portland State University

dc:creator Blakely, Scott

thesis:degree_name Master of Science (M.S.) in Electrical and Computer Engineering

Degree

thesis:*

Name thesis:degree_name: Master of Science (M.S.) in Electrical and Computer Engineering
Level thesis:degree_level: Thesis

dc:creator, dc:contributor.*

dc:subject × 2

dc:identifier.*

Repository record dc:identifier: https://pdxscholar.library.pdx.edu/open_access_etds/1860
OAI identifier oai:identifier: oai:pdxscholar.library.pdx.edu:open_access_etds-2860

Chain of custody

source

related terms

citation

Blakely, Scott. Probabilistic Analysis for Reliable Logic Circuits. Thesis thesis, https://pdxscholar.library.pdx.edu/open_access_etds/1860