{"id":{"repo_id":"poli-torino","oai_identifier":"oai:iris.polito.it:11583/3011064"},"canonical_url":"https://search.dev.ndltd.org/etd/poli-torino/oai:iris.polito.it:11583/3011064","repository":{"repo_id":"poli-torino","name":"Politecnico di Torino","base_url":"https://iris.polito.it/oai/request"},"display":{"title":"Device-Level Modeling of Photonic Integrated Circuits for Neuromorphic Computing","abstract":"L'abstract è presente nell'allegato / the abstract is in the attachment","abstract_html":"L'abstract è presente nell'allegato / the abstract is in the attachment","abstract_has_math":false,"creators":["MARCHISIO, ANDREA"],"institution":"Politecnico di Torino","degree_name":null,"degree_level":null,"degree_discipline":null,"degree_department":null,"school":null,"contributors":["CARENA, ANDREA","BARDELLA, PAOLO","CURRI, VITTORIO"],"advisors":[],"committee_chairs":[],"committee_members":[],"year":2026,"date_issued":"2026-05-07","date_published":"2026-05-07","updated_at":"2026-07-24T03:50:37Z","subjects":["Photonic integrated circuit","silicon photonic","modeling","artificial intelligence","simulation","neuromorphic computing","Settore IINF-03/A - Telecomunicazioni"],"languages":["eng"],"rights":["info:eu-repo/semantics/openAccess","license:Creative commons","license uri:http://creativecommons.org/licenses/by-nc-nd/4.0/"],"rights_urls":[],"identifier_entries":[]},"links":{"outbound_url":"https://hdl.handle.net/11583/3011064","outbound_label":"Handle","outbound_source":"dc:identifier"},"metadata_groups":[{"id":"people","label":"People","entries":[{"key":"dc:contributor","label":"Contributor","values":["Marchisio, Andrea","CARENA, ANDREA","BARDELLA, PAOLO","CURRI, VITTORIO"]},{"key":"dc:creator","label":"Author","values":["MARCHISIO, ANDREA"]}]},{"id":"academic_context","label":"Academic Context","entries":[{"key":"dc:date","label":"Dc Date","values":["2026-05-07"]},{"key":"dc:publisher","label":"Institution","values":["Politecnico di Torino","country:Italy"]},{"key":"dc:relation","label":"Dc Relation","values":["firstpage:1","lastpage:160","numberofpages:160"]},{"key":"dc:type","label":"Dc Type","values":["info:eu-repo/semantics/doctoralThesis"]}]},{"id":"subjects_keywords","label":"Subjects and Keywords","entries":[{"key":"dc:subject","label":"Dc Subject","values":["Photonic integrated circuit","silicon photonic","modeling","artificial intelligence","simulation","neuromorphic computing","Settore IINF-03/A - Telecomunicazioni"]}]},{"id":"language_rights","label":"Language and Rights","entries":[{"key":"dc:language","label":"Dc Language","values":["eng"]},{"key":"dc:rights","label":"Dc Rights","values":["info:eu-repo/semantics/openAccess","license:Creative commons","license uri:http://creativecommons.org/licenses/by-nc-nd/4.0/"]}]},{"id":"identifiers","label":"Identifiers","entries":[{"key":"dc:identifier","label":"Identifier","values":["https://hdl.handle.net/11583/3011064"]}]},{"id":"additional","label":"Additional Metadata","entries":[{"key":"dc:description","label":"Description","values":["L'abstract è presente nell'allegato / the abstract is in the attachment"]},{"key":"dc:title","label":"Title","values":["Device-Level Modeling of Photonic Integrated Circuits for Neuromorphic Computing"]}]}],"canonical_facts":{"dc:contributor":["Marchisio, Andrea","CARENA, ANDREA","BARDELLA, PAOLO","CURRI, VITTORIO"],"dc:creator":["MARCHISIO, ANDREA"],"dc:date":["2026-05-07"],"dc:description":["L'abstract è presente nell'allegato / the abstract is in the attachment"],"dc:identifier":["https://hdl.handle.net/11583/3011064"],"dc:language":["eng"],"dc:publisher":["Politecnico di Torino","country:Italy"],"dc:relation":["firstpage:1","lastpage:160","numberofpages:160"],"dc:rights":["info:eu-repo/semantics/openAccess","license:Creative commons","license uri:http://creativecommons.org/licenses/by-nc-nd/4.0/"],"dc:subject":["Photonic integrated circuit","silicon photonic","modeling","artificial intelligence","simulation","neuromorphic computing","Settore IINF-03/A - Telecomunicazioni"],"dc:title":["Device-Level Modeling of Photonic Integrated Circuits for Neuromorphic Computing"],"dc:type":["info:eu-repo/semantics/doctoralThesis"]},"updated_at":"2026-07-24T03:50:37Z"}