{"id":{"repo_id":"poli-torino","oai_identifier":"oai:iris.polito.it:11583/2990842"},"canonical_url":"https://search.dev.ndltd.org/etd/poli-torino/oai:iris.polito.it:11583/2990842","repository":{"repo_id":"poli-torino","name":"Politecnico di Torino","base_url":"https://iris.polito.it/oai/request"},"display":{"title":"Accelerating Quantized DNNs with Dedicated Hardware Accelerators and RISC-V Processors Using Precision-Scalable Multipliers","abstract":"L'abstract è presente nell'allegato / the abstract is in the attachment","abstract_html":"L'abstract è presente nell'allegato / the abstract is in the attachment","abstract_has_math":false,"creators":["URBINATI, LUCA"],"institution":"Politecnico di Torino","degree_name":null,"degree_level":null,"degree_discipline":null,"degree_department":null,"school":null,"contributors":["CASU, MARIO ROBERTO","LAVAGNO, Luciano"],"advisors":[],"committee_chairs":[],"committee_members":[],"year":2024,"date_issued":"2024-07-01","date_published":"2024-07-01","updated_at":"2026-07-24T03:50:39Z","subjects":["Deep Neural Network","hardware accelerator","precision-scalable multiplier","risc-v","neural network quantization","mixed-precision DNNs","Settore ING-INF/01 - Elettronica"],"languages":["eng"],"rights":["info:eu-repo/semantics/openAccess","license:Creative commons","license uri:http://creativecommons.org/licenses/by-nc-nd/4.0/"],"rights_urls":[],"identifier_entries":[]},"links":{"outbound_url":"https://hdl.handle.net/11583/2990842","outbound_label":"Handle","outbound_source":"dc:identifier"},"metadata_groups":[{"id":"people","label":"People","entries":[{"key":"dc:contributor","label":"Contributor","values":["Urbinati, Luca","CASU, MARIO ROBERTO","LAVAGNO, Luciano"]},{"key":"dc:creator","label":"Author","values":["URBINATI, LUCA"]}]},{"id":"academic_context","label":"Academic Context","entries":[{"key":"dc:date","label":"Dc Date","values":["2024-07-01"]},{"key":"dc:publisher","label":"Institution","values":["Politecnico di Torino","country:Italy"]},{"key":"dc:relation","label":"Dc Relation","values":["firstpage:1","lastpage:146","numberofpages:146"]},{"key":"dc:type","label":"Dc Type","values":["info:eu-repo/semantics/doctoralThesis"]}]},{"id":"subjects_keywords","label":"Subjects and Keywords","entries":[{"key":"dc:subject","label":"Dc Subject","values":["Deep Neural Network","hardware accelerator","precision-scalable multiplier","risc-v","neural network quantization","mixed-precision DNNs","Settore ING-INF/01 - Elettronica"]}]},{"id":"language_rights","label":"Language and Rights","entries":[{"key":"dc:language","label":"Dc Language","values":["eng"]},{"key":"dc:rights","label":"Dc Rights","values":["info:eu-repo/semantics/openAccess","license:Creative commons","license uri:http://creativecommons.org/licenses/by-nc-nd/4.0/"]}]},{"id":"identifiers","label":"Identifiers","entries":[{"key":"dc:identifier","label":"Identifier","values":["https://hdl.handle.net/11583/2990842"]}]},{"id":"additional","label":"Additional Metadata","entries":[{"key":"dc:description","label":"Description","values":["L'abstract è presente nell'allegato / the abstract is in the attachment"]},{"key":"dc:title","label":"Title","values":["Accelerating Quantized DNNs with Dedicated Hardware Accelerators and RISC-V Processors Using Precision-Scalable Multipliers"]}]}],"canonical_facts":{"dc:contributor":["Urbinati, Luca","CASU, MARIO ROBERTO","LAVAGNO, Luciano"],"dc:creator":["URBINATI, LUCA"],"dc:date":["2024-07-01"],"dc:description":["L'abstract è presente nell'allegato / the abstract is in the attachment"],"dc:identifier":["https://hdl.handle.net/11583/2990842"],"dc:language":["eng"],"dc:publisher":["Politecnico di Torino","country:Italy"],"dc:relation":["firstpage:1","lastpage:146","numberofpages:146"],"dc:rights":["info:eu-repo/semantics/openAccess","license:Creative commons","license uri:http://creativecommons.org/licenses/by-nc-nd/4.0/"],"dc:subject":["Deep Neural Network","hardware accelerator","precision-scalable multiplier","risc-v","neural network quantization","mixed-precision DNNs","Settore ING-INF/01 - Elettronica"],"dc:title":["Accelerating Quantized DNNs with Dedicated Hardware Accelerators and RISC-V Processors Using Precision-Scalable Multipliers"],"dc:type":["info:eu-repo/semantics/doctoralThesis"]},"updated_at":"2026-07-24T03:50:39Z"}