{"id":{"repo_id":"nus","oai_identifier":"oai:scholarbank.nus.edu.sg:10635/154026"},"canonical_url":"https://search.dev.ndltd.org/etd/nus/oai:scholarbank.nus.edu.sg:10635/154026","repository":{"repo_id":"nus","name":"National University of Singapore","base_url":"https://scholarbank.nus.edu.sg/oai/request"},"display":{"title":"GATE DIELECTRIC BREAKDOWN - 2D MODELING OF THE DBIE IMPACT ON THE DEVICE CHARACTERISTICS","abstract":"A model based on the simulation of NMOS structures has been developed to study the experimental observation on the failure mechanisms of ultrathin dielectric gate breakdown during constant voltage stress. It is verified that the dielectric breakdown induce epitaxy (DBIE) plays an important role in the device electrical behavior after breakdown. Our model is helpful in the study of the breakdown types under different stress conditions.","abstract_html":"A model based on the simulation of NMOS structures has been developed to study the experimental observation on the failure mechanisms of ultrathin dielectric gate breakdown during constant voltage stress. It is verified that the dielectric breakdown induce epitaxy (DBIE) plays an important role in the device electrical behavior after breakdown. Our model is helpful in the study of the breakdown types under different stress conditions.","abstract_has_math":false,"creators":["CAO YU"],"institution":null,"degree_name":null,"degree_level":null,"degree_discipline":null,"degree_department":null,"school":null,"contributors":[],"advisors":["PEY KIN LEONG","TUNG CHIH-HANG"],"committee_chairs":[],"committee_members":[],"year":2003,"date_issued":"2003","date_published":"2003","updated_at":"2026-08-21T16:47:09Z","subjects":["gate oxide","dielectric breakdown","dielectric breakdown induced epitaxy (DBIE)","simulation"],"languages":[],"rights":[],"rights_urls":[],"identifier_entries":[]},"links":{"outbound_url":"https://scholarbank.nus.edu.sg/handle/10635/154026","outbound_label":"Repository record","outbound_source":"dc:identifier.uri"},"source_record":{"url":"https://scholarbank.nus.edu.sg/oai/request?verb=GetRecord&metadataPrefix=dim&identifier=oai%3Ascholarbank.nus.edu.sg%3A10635%2F154026","prefix":"dim"},"metadata_groups":[{"id":"people","label":"People","entries":[{"key":"dc:contributor.other","label":"Dc Contributor Other","values":["SINGAPORE-MIT ALLIANCE"]},{"key":"dc:contributor.supervisor","label":"Supervisor","values":["PEY KIN LEONG","TUNG CHIH-HANG"]},{"key":"dc:creator","label":"Author","values":["CAO YU"]}]},{"id":"academic_context","label":"Academic Context","entries":[{"key":"dc:date.accessioned","label":"Dc Date Accessioned","values":["2019-05-10T07:27:41Z"]},{"key":"dc:date.available","label":"Dc Date Available","values":["2019-05-10T07:27:41Z"]},{"key":"dc:date.issued","label":"Date","values":["2003"]},{"key":"dc:relation.isreferencedby","label":"Dc Relation Isreferencedby","values":["https://scholarbank.nus.edu.sg/handle/10635/154026"]},{"key":"dc:type","label":"Dc Type","values":["Thesis"]}]},{"id":"subjects_keywords","label":"Subjects and Keywords","entries":[{"key":"dc:subject","label":"Dc Subject","values":["gate oxide","dielectric breakdown","dielectric breakdown induced epitaxy (DBIE)","simulation"]}]},{"id":"identifiers","label":"Identifiers","entries":[{"key":"dc:identifier.uri","label":"Identifier URI","values":["https://scholarbank.nus.edu.sg/bitstreams/dbfb8e8e-4902-4b7f-8750-37525d8e2fbc/download","https://scholarbank.nus.edu.sg/handle/10635/154026"]}]},{"id":"additional","label":"Additional Metadata","entries":[{"key":"dc:description.abstract","label":"Abstract","values":["A model based on the simulation of NMOS structures has been developed to study the experimental observation on the failure mechanisms of ultrathin dielectric gate breakdown during constant voltage stress. It is verified that the dielectric breakdown induce epitaxy (DBIE) plays an important role in the device electrical behavior after breakdown. Our model is helpful in the study of the breakdown types under different stress conditions."]},{"key":"dc:description.degree","label":"Dc Description Degree","values":["Master's"]},{"key":"dc:description.other","label":"Dc Description Other","values":["Dissertation Supervisors: 1. Assoc. Prof. Pey Kin Leong, SMA Fellow, NTU. 2. Mr. Tung Chih-Hang, Senior Member, technical staff, IME."]},{"key":"dc:format.checksum.md5","label":"Dc Format Checksum Md5","values":["ab88edacc0dff0c8eaa9437b4e7376a0","0f87063287099555191be4880d6c8bc1"]},{"key":"dc:source","label":"Dc Source","values":["SMA BATCHLOAD 20190422"]},{"key":"dc:title","label":"Title","values":["GATE DIELECTRIC BREAKDOWN - 2D MODELING OF THE DBIE IMPACT ON THE DEVICE CHARACTERISTICS"]}]}],"canonical_facts":{"dc:contributor.other":["SINGAPORE-MIT ALLIANCE"],"dc:contributor.supervisor":["PEY KIN LEONG","TUNG CHIH-HANG"],"dc:creator":["CAO YU"],"dc:date.accessioned":["2019-05-10T07:27:41Z"],"dc:date.available":["2019-05-10T07:27:41Z"],"dc:date.issued":["2003"],"dc:description.abstract":["A model based on the simulation of NMOS structures has been developed to study the experimental observation on the failure mechanisms of ultrathin dielectric gate breakdown during constant voltage stress. It is verified that the dielectric breakdown induce epitaxy (DBIE) plays an important role in the device electrical behavior after breakdown. Our model is helpful in the study of the breakdown types under different stress conditions."],"dc:description.degree":["Master's"],"dc:description.other":["Dissertation Supervisors: 1. Assoc. Prof. Pey Kin Leong, SMA Fellow, NTU. 2. Mr. Tung Chih-Hang, Senior Member, technical staff, IME."],"dc:format.checksum.md5":["ab88edacc0dff0c8eaa9437b4e7376a0","0f87063287099555191be4880d6c8bc1"],"dc:identifier.uri":["https://scholarbank.nus.edu.sg/bitstreams/dbfb8e8e-4902-4b7f-8750-37525d8e2fbc/download","https://scholarbank.nus.edu.sg/handle/10635/154026"],"dc:relation.isreferencedby":["https://scholarbank.nus.edu.sg/handle/10635/154026"],"dc:source":["SMA BATCHLOAD 20190422"],"dc:subject":["gate oxide","dielectric breakdown","dielectric breakdown induced epitaxy (DBIE)","simulation"],"dc:title":["GATE DIELECTRIC BREAKDOWN - 2D MODELING OF THE DBIE IMPACT ON THE DEVICE CHARACTERISTICS"],"dc:type":["Thesis"]},"updated_at":"2026-08-21T16:47:09Z"}