{"id":{"repo_id":"must-thes","oai_identifier":"oai:scholarsmine.mst.edu:doctoral_dissertations-4248"},"canonical_url":"https://search.dev.ndltd.org/etd/must-thes/oai:scholarsmine.mst.edu:doctoral_dissertations-4248","repository":{"repo_id":"must-thes","name":"Missouri University of Science and Technology","base_url":"https://scholarsmine.mst.edu/do/oai/"},"display":{"title":"FAR-END CROSSTALK MODELING AND PREDICTION FOR HIGH-SPEED PCB DESIGN WITH INHOMOGENEOUS DIELECTRIC LAYERS (IDLS)","abstract":"<p>\"Far-end crosstalk (FEXT) noise is a critical factor that affects signal integrity performance in high-speed systems. The FEXT level is sensitive to the inhomogeneity of the dielectric layers in fabricated printed circuit boards (PCB). The stripline is laminated by multiple inhomogeneous dielectric layers (IDL). The dielectric layers of the stripline are laminated with epoxy resin and glass bundles. The dielectric permittivity of the epoxy resin and glass bundles are different, which causes the inhomogeneity of the dielectric layers while also increasing the FEXT magnitude. The dielectric of the microstrip in printed circuit boards (PCB) fabrication usually consists of two layers: the solder mask layer and the substrate layer. In practice, the permittivity of the solder mask is generally higher than that of the substrate. Similarly, the inhomogeneity of the IDLs in the microstrip affects the FEXT and requires accurate characterization.</p> <p>In this work, a practical FEXT modeling methodology for striplines and microstrips is proposed by introducing the extraction method for the permittivity of IDLs. The new stripline model is constructed with three IDLs comprised of core, prepreg, and resin pocket, to improve the model accuracy The microstrip is modeled with the air, solder mask, and substrate layers. To analyze the stripline and microstrip with IDLs, a practical superposition method is proposed. In addition, an analytical model to predict the FEXT polarity and magnitude of the stripline caused by the inhomogeneity is proposed and targeted for pre-layout application. The proposed models can provide useful analysis methodology and design guidelines to mitigate the FEXT level in high-speed systems, especially for high-volume PCB tests in the pre-layout and post-layout stages\"--Abstract, P. iv</p>","abstract_html":"&lt;p&gt;&quot;Far-end crosstalk (FEXT) noise is a critical factor that affects signal integrity performance in high-speed systems. The FEXT level is sensitive to the inhomogeneity of the dielectric layers in fabricated printed circuit boards (PCB). The stripline is laminated by multiple inhomogeneous dielectric layers (IDL). The dielectric layers of the stripline are laminated with epoxy resin and glass bundles. The dielectric permittivity of the epoxy resin and glass bundles are different, which causes the inhomogeneity of the dielectric layers while also increasing the FEXT magnitude. The dielectric of the microstrip in printed circuit boards (PCB) fabrication usually consists of two layers: the solder mask layer and the substrate layer. In practice, the permittivity of the solder mask is generally higher than that of the substrate. Similarly, the inhomogeneity of the IDLs in the microstrip affects the FEXT and requires accurate characterization.&lt;/p&gt; &lt;p&gt;In this work, a practical FEXT modeling methodology for striplines and microstrips is proposed by introducing the extraction method for the permittivity of IDLs. The new stripline model is constructed with three IDLs comprised of core, prepreg, and resin pocket, to improve the model accuracy The microstrip is modeled with the air, solder mask, and substrate layers. To analyze the stripline and microstrip with IDLs, a practical superposition method is proposed. In addition, an analytical model to predict the FEXT polarity and magnitude of the stripline caused by the inhomogeneity is proposed and targeted for pre-layout application. The proposed models can provide useful analysis methodology and design guidelines to mitigate the FEXT level in high-speed systems, especially for high-volume PCB tests in the pre-layout and post-layout stages&quot;--Abstract, P. iv&lt;/p&gt;","abstract_has_math":false,"creators":["Liu, Yuanzhuo"],"institution":"Missouri University of Science and Technology","degree_name":"Ph. D. in Electrical Engineering","degree_level":null,"degree_discipline":null,"degree_department":null,"school":null,"contributors":[],"advisors":[],"committee_chairs":[],"committee_members":[],"year":null,"date_issued":"","date_published":null,"updated_at":"2026-07-24T03:18:18Z","subjects":["Dielectric Material","Far-end Crosstalk","Signal Integrity","Electrical and Computer Engineering","Engineering"],"languages":[],"rights":[],"rights_urls":[],"identifier_entries":[]},"links":{"outbound_url":"https://scholarsmine.mst.edu/doctoral_dissertations/3243","outbound_label":"Repository record","outbound_source":"dc:identifier"},"metadata_groups":[{"id":"people","label":"People","entries":[{"key":"dc:creator","label":"Author","values":["Liu, Yuanzhuo"]}]},{"id":"academic_context","label":"Academic Context","entries":[{"key":"dc:type","label":"Dc Type","values":["Dissertation - Open Access"]},{"key":"thesis:degree_name","label":"Degree Name","values":["Ph. D. in Electrical Engineering"]},{"key":"thesis:institution_name","label":"Thesis Institution Name","values":["Missouri University of Science and Technology"]}]},{"id":"subjects_keywords","label":"Subjects and Keywords","entries":[{"key":"dc:subject","label":"Dc Subject","values":["Dielectric Material","Far-end Crosstalk","Signal Integrity","Electrical and Computer Engineering","Engineering"]}]},{"id":"identifiers","label":"Identifiers","entries":[{"key":"dc:identifier","label":"Identifier","values":["https://scholarsmine.mst.edu/doctoral_dissertations/3243"]}]},{"id":"additional","label":"Additional Metadata","entries":[{"key":"dc:description.abstract","label":"Abstract","values":["<p>\"Far-end crosstalk (FEXT) noise is a critical factor that affects signal integrity performance in high-speed systems. The FEXT level is sensitive to the inhomogeneity of the dielectric layers in fabricated printed circuit boards (PCB). The stripline is laminated by multiple inhomogeneous dielectric layers (IDL). The dielectric layers of the stripline are laminated with epoxy resin and glass bundles. The dielectric permittivity of the epoxy resin and glass bundles are different, which causes the inhomogeneity of the dielectric layers while also increasing the FEXT magnitude. The dielectric of the microstrip in printed circuit boards (PCB) fabrication usually consists of two layers: the solder mask layer and the substrate layer. In practice, the permittivity of the solder mask is generally higher than that of the substrate. Similarly, the inhomogeneity of the IDLs in the microstrip affects the FEXT and requires accurate characterization.</p> <p>In this work, a practical FEXT modeling methodology for striplines and microstrips is proposed by introducing the extraction method for the permittivity of IDLs. The new stripline model is constructed with three IDLs comprised of core, prepreg, and resin pocket, to improve the model accuracy The microstrip is modeled with the air, solder mask, and substrate layers. To analyze the stripline and microstrip with IDLs, a practical superposition method is proposed. In addition, an analytical model to predict the FEXT polarity and magnitude of the stripline caused by the inhomogeneity is proposed and targeted for pre-layout application. The proposed models can provide useful analysis methodology and design guidelines to mitigate the FEXT level in high-speed systems, especially for high-volume PCB tests in the pre-layout and post-layout stages\"--Abstract, P. iv</p>"]},{"key":"dc:title","label":"Title","values":["FAR-END CROSSTALK MODELING AND PREDICTION FOR HIGH-SPEED PCB DESIGN WITH INHOMOGENEOUS DIELECTRIC LAYERS (IDLS)"]}]}],"canonical_facts":{"dc:creator":["Liu, Yuanzhuo"],"dc:description.abstract":["<p>\"Far-end crosstalk (FEXT) noise is a critical factor that affects signal integrity performance in high-speed systems. The FEXT level is sensitive to the inhomogeneity of the dielectric layers in fabricated printed circuit boards (PCB). The stripline is laminated by multiple inhomogeneous dielectric layers (IDL). The dielectric layers of the stripline are laminated with epoxy resin and glass bundles. The dielectric permittivity of the epoxy resin and glass bundles are different, which causes the inhomogeneity of the dielectric layers while also increasing the FEXT magnitude. The dielectric of the microstrip in printed circuit boards (PCB) fabrication usually consists of two layers: the solder mask layer and the substrate layer. In practice, the permittivity of the solder mask is generally higher than that of the substrate. Similarly, the inhomogeneity of the IDLs in the microstrip affects the FEXT and requires accurate characterization.</p> <p>In this work, a practical FEXT modeling methodology for striplines and microstrips is proposed by introducing the extraction method for the permittivity of IDLs. The new stripline model is constructed with three IDLs comprised of core, prepreg, and resin pocket, to improve the model accuracy The microstrip is modeled with the air, solder mask, and substrate layers. To analyze the stripline and microstrip with IDLs, a practical superposition method is proposed. In addition, an analytical model to predict the FEXT polarity and magnitude of the stripline caused by the inhomogeneity is proposed and targeted for pre-layout application. The proposed models can provide useful analysis methodology and design guidelines to mitigate the FEXT level in high-speed systems, especially for high-volume PCB tests in the pre-layout and post-layout stages\"--Abstract, P. iv</p>"],"dc:identifier":["https://scholarsmine.mst.edu/doctoral_dissertations/3243"],"dc:subject":["Dielectric Material","Far-end Crosstalk","Signal Integrity","Electrical and Computer Engineering","Engineering"],"dc:title":["FAR-END CROSSTALK MODELING AND PREDICTION FOR HIGH-SPEED PCB DESIGN WITH INHOMOGENEOUS DIELECTRIC LAYERS (IDLS)"],"dc:type":["Dissertation - Open Access"],"thesis:degree_name":["Ph. D. in Electrical Engineering"],"thesis:institution_name":["Missouri University of Science and Technology"]},"updated_at":"2026-07-24T03:18:18Z"}