{"id":{"repo_id":"mit","oai_identifier":"oai:dspace.mit.edu:1721.1/46166"},"canonical_url":"https://search.dev.ndltd.org/etd/mit/oai:dspace.mit.edu:1721.1/46166","repository":{"repo_id":"mit","name":"MIT","base_url":"https://dspace.mit.edu/oai/request"},"display":{"title":"Package and PCB solutions for high-speed data link applications","abstract":"Continual increase in high-speed transfer rates is essential in today's world in order to keep up with Moor's law scaling and to meet application demands. This increase in information transfer rates is essentially limited by the bandwidth of the communication channel. Channel loss, signal crosstalk, and power integrity are the important factors affecting the bandwidth of the channel and must be fully understood when designing such high-speed links. Moreover, channel performance optimization requires system level analysis with co-design of different channel components in order to approach the maximum capacity of a channel. In this thesis, we focus on the essential aspects of high-speed channel design with an emphasis on the design of the package area. A technique for reducing discontinuities in the package is introduced, studied, and simulated on IBM package designs to obtain improved package performance. The critical Plated-Through-Hole (PTH) via region at the package and Printed Circuit Board (PCB) interface is also analyzed in a co-study to suggest design rules for overall improved system performance.","abstract_html":"Continual increase in high-speed transfer rates is essential in today's world in order to keep up with Moor's law scaling and to meet application demands. This increase in information transfer rates is essentially limited by the bandwidth of the communication channel. Channel loss, signal crosstalk, and power integrity are the important factors affecting the bandwidth of the channel and must be fully understood when designing such high-speed links. Moreover, channel performance optimization requires system level analysis with co-design of different channel components in order to approach the maximum capacity of a channel. In this thesis, we focus on the essential aspects of high-speed channel design with an emphasis on the design of the package area. A technique for reducing discontinuities in the package is introduced, studied, and simulated on IBM package designs to obtain improved package performance. The critical Plated-Through-Hole (PTH) via region at the package and Printed Circuit Board (PCB) interface is also analyzed in a co-study to suggest design rules for overall improved system performance.","abstract_has_math":false,"creators":["Kalantarian, Asad"],"institution":"Massachusetts Institute of Technology","degree_name":null,"degree_level":null,"degree_discipline":null,"degree_department":"Massachusetts Institute of Technology. Dept. of Electrical Engineering and Computer Science.","school":null,"contributors":[],"advisors":["Nanju Na and Vladimir Stojanovic."],"committee_chairs":[],"committee_members":[],"year":2008,"date_issued":"2008","date_published":"2008","updated_at":"2026-07-22T22:22:27Z","subjects":["Electrical Engineering and Computer Science."],"languages":["eng"],"rights":["M.I.T. theses are protected by copyright. They may be viewed from this source for any purpose, but reproduction or distribution in any format is prohibited without written permission. See provided URL for inquiries about permission."],"rights_urls":["http://dspace.mit.edu/handle/1721.1/7582"],"identifier_entries":[]},"links":{"outbound_url":"http://hdl.handle.net/1721.1/46166","outbound_label":"Handle","outbound_source":"dc:identifier.uri"},"metadata_groups":[{"id":"people","label":"People","entries":[{"key":"dc:contributor.advisor","label":"Advisor","values":["Nanju Na and Vladimir Stojanovic."]},{"key":"dc:contributor.department","label":"Department","values":["Massachusetts Institute of Technology. Dept. of Electrical Engineering and Computer Science."]},{"key":"dc:contributor.other","label":"Dc Contributor Other","values":["Massachusetts Institute of Technology. Dept. of Electrical Engineering and Computer Science."]},{"key":"dc:creator","label":"Author","values":["Kalantarian, Asad"]}]},{"id":"academic_context","label":"Academic Context","entries":[{"key":"dc:date.accessioned","label":"Dc Date Accessioned","values":["2009-06-30T17:35:51Z"]},{"key":"dc:date.available","label":"Dc Date Available","values":["2009-06-30T17:35:51Z"]},{"key":"dc:date.issued","label":"Date","values":["2008"]},{"key":"dc:publisher","label":"Institution","values":["Massachusetts Institute of Technology"]},{"key":"dc:type","label":"Dc Type","values":["Thesis"]}]},{"id":"subjects_keywords","label":"Subjects and Keywords","entries":[{"key":"dc:subject","label":"Dc Subject","values":["Electrical Engineering and Computer Science."]}]},{"id":"language_rights","label":"Language and Rights","entries":[{"key":"dc:language.iso","label":"Language (ISO)","values":["eng"]},{"key":"dc:rights","label":"Dc Rights","values":["M.I.T. theses are protected by copyright. They may be viewed from this source for any purpose, but reproduction or distribution in any format is prohibited without written permission. See provided URL for inquiries about permission."]},{"key":"dc:rights.uri","label":"Rights URI","values":["http://dspace.mit.edu/handle/1721.1/7582"]}]},{"id":"identifiers","label":"Identifiers","entries":[{"key":"dc:identifier.uri","label":"Identifier URI","values":["http://hdl.handle.net/1721.1/46166"]}]},{"id":"additional","label":"Additional Metadata","entries":[{"key":"dc:description","label":"Description","values":["Includes bibliographical references (p. 75-79).","Thesis (M. Eng.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 2008."]},{"key":"dc:description.abstract","label":"Abstract","values":["Continual increase in high-speed transfer rates is essential in today's world in order to keep up with Moor's law scaling and to meet application demands. This increase in information transfer rates is essentially limited by the bandwidth of the communication channel. Channel loss, signal crosstalk, and power integrity are the important factors affecting the bandwidth of the channel and must be fully understood when designing such high-speed links. Moreover, channel performance optimization requires system level analysis with co-design of different channel components in order to approach the maximum capacity of a channel. In this thesis, we focus on the essential aspects of high-speed channel design with an emphasis on the design of the package area. A technique for reducing discontinuities in the package is introduced, studied, and simulated on IBM package designs to obtain improved package performance. The critical Plated-Through-Hole (PTH) via region at the package and Printed Circuit Board (PCB) interface is also analyzed in a co-study to suggest design rules for overall improved system performance."]},{"key":"dc:description.degree","label":"Dc Description Degree","values":["M.Eng."]},{"key":"dc:title","label":"Title","values":["Package and PCB solutions for high-speed data link applications"]}]}],"canonical_facts":{"dc:contributor.advisor":["Nanju Na and Vladimir Stojanovic."],"dc:contributor.department":["Massachusetts Institute of Technology. Dept. of Electrical Engineering and Computer Science."],"dc:contributor.other":["Massachusetts Institute of Technology. Dept. of Electrical Engineering and Computer Science."],"dc:creator":["Kalantarian, Asad"],"dc:date.accessioned":["2009-06-30T17:35:51Z"],"dc:date.available":["2009-06-30T17:35:51Z"],"dc:date.issued":["2008"],"dc:description":["Includes bibliographical references (p. 75-79).","Thesis (M. Eng.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 2008."],"dc:description.abstract":["Continual increase in high-speed transfer rates is essential in today's world in order to keep up with Moor's law scaling and to meet application demands. This increase in information transfer rates is essentially limited by the bandwidth of the communication channel. Channel loss, signal crosstalk, and power integrity are the important factors affecting the bandwidth of the channel and must be fully understood when designing such high-speed links. Moreover, channel performance optimization requires system level analysis with co-design of different channel components in order to approach the maximum capacity of a channel. In this thesis, we focus on the essential aspects of high-speed channel design with an emphasis on the design of the package area. A technique for reducing discontinuities in the package is introduced, studied, and simulated on IBM package designs to obtain improved package performance. The critical Plated-Through-Hole (PTH) via region at the package and Printed Circuit Board (PCB) interface is also analyzed in a co-study to suggest design rules for overall improved system performance."],"dc:description.degree":["M.Eng."],"dc:identifier.uri":["http://hdl.handle.net/1721.1/46166"],"dc:language.iso":["eng"],"dc:publisher":["Massachusetts Institute of Technology"],"dc:rights":["M.I.T. theses are protected by copyright. They may be viewed from this source for any purpose, but reproduction or distribution in any format is prohibited without written permission. See provided URL for inquiries about permission."],"dc:rights.uri":["http://dspace.mit.edu/handle/1721.1/7582"],"dc:subject":["Electrical Engineering and Computer Science."],"dc:title":["Package and PCB solutions for high-speed data link applications"],"dc:type":["Thesis"]},"updated_at":"2026-07-22T22:22:27Z"}