Back to results

Massachusetts Institute of Technology

An optimized hardware architecture and communication protocol for scheduled communication

Abstract

dc:description

Thesis (Ph. D.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 1997.

Degree

thesis:*
Department dc:contributor.department
Massachusetts Institute of Technology. Dept. of Electrical Engineering and Computer Science
Grantor dc:publisher
Massachusetts Institute of Technology
Year dc:date.issued
1997

Author and committee

dc:creator, dc:contributor.*
Author dc:creator
  • Shoemaker, David R. (David Robert)
Advisor dc:contributor.advisor
  • Stephen A. Ward.

Subjects

dc:subject × 1

Rights

dc:rights
Statement dc:rights
  • M.I.T. theses are protected by copyright. They may be viewed from this source for any purpose, but reproduction or distribution in any format is prohibited without written permission. See provided URL for inquiries about permission.
Language dc:language.iso
eng

Identifiers

dc:identifier.*
Handle dc:identifier.uri
http://hdl.handle.net/1721.1/42660
OAI identifier oai:identifier
oai:dspace.mit.edu:1721.1/42660

Chain of custody

source
Harvested from
MIT
Base URL
dspace.mit.edu/oai/request
Last updated
2026-07-22
Source record
OAI-PMH GetRecord
citation

Shoemaker, David R. (David Robert). An optimized hardware architecture and communication protocol for scheduled communication. Massachusetts Institute of Technology, 1997. http://hdl.handle.net/1721.1/42660