{"id":{"repo_id":"mit","oai_identifier":"oai:dspace.mit.edu:1721.1/41640"},"canonical_url":"https://search.dev.ndltd.org/etd/mit/oai:dspace.mit.edu:1721.1/41640","repository":{"repo_id":"mit","name":"MIT","base_url":"https://dspace.mit.edu/oai/request"},"display":{"title":"Resolution limits and process latitude of comformable contact nano-lithography","abstract":"Conformable Contact Lithography enables researchers to attain high-resolution lithographic patterning at manageable cost. This thesis characterizes the minimum resolvable feature size and process latitude of Conformable Contact Lithography. Beginning with a review of current lithographic patterning techniques, choice of Conformable Contract Lithography as an exposure technique is discussed. A design for a trilayer stack that optimizes optical properties is established using experimental and simulated reflectance data to choose appropriate stack film thicknesses. The simulated process latitude is constructed using electromagnetic simulations of grating patterns. Image analysis of experimentally-exposed diffraction grating patterns is described and used to characterize the effect of exposure dose on printed linewidth. The resulting simulated and experimental process latitudes for printed gratings are presented for masks utilizing protruding chrome lines and embedded chrome lines. Experimental and simulated reflectance for single-layer and bilayer film stacks are compared to yield an optimized trilayer stack design of 225nm of anti-reflection-coating chemically separated from the resist by 70nm of evaporated silicon oxide. This design results in less than 1.5% back-reflection from the oxide into the resist for 10% film thickness variation. Finite-difference time-domain simulations are optimized by comparing higher variable-resolution, more realistic simulations to more efficient, lower variable-resolution simulations. Building on the trilayer stack and optimal simulation specification, simulated exposures of diffraction gratings are analyzed assuming a clipping model of development. Exposures of dense grating patterns with two geometries are performed on trilayer-stack-coated silicon wafers for a range of doses.","abstract_html":"Conformable Contact Lithography enables researchers to attain high-resolution lithographic patterning at manageable cost. This thesis characterizes the minimum resolvable feature size and process latitude of Conformable Contact Lithography. Beginning with a review of current lithographic patterning techniques, choice of Conformable Contract Lithography as an exposure technique is discussed. A design for a trilayer stack that optimizes optical properties is established using experimental and simulated reflectance data to choose appropriate stack film thicknesses. The simulated process latitude is constructed using electromagnetic simulations of grating patterns. Image analysis of experimentally-exposed diffraction grating patterns is described and used to characterize the effect of exposure dose on printed linewidth. The resulting simulated and experimental process latitudes for printed gratings are presented for masks utilizing protruding chrome lines and embedded chrome lines. Experimental and simulated reflectance for single-layer and bilayer film stacks are compared to yield an optimized trilayer stack design of 225nm of anti-reflection-coating chemically separated from the resist by 70nm of evaporated silicon oxide. This design results in less than 1.5% back-reflection from the oxide into the resist for 10% film thickness variation. Finite-difference time-domain simulations are optimized by comparing higher variable-resolution, more realistic simulations to more efficient, lower variable-resolution simulations. Building on the trilayer stack and optimal simulation specification, simulated exposures of diffraction gratings are analyzed assuming a clipping model of development. Exposures of dense grating patterns with two geometries are performed on trilayer-stack-coated silicon wafers for a range of doses.","abstract_has_math":false,"creators":["Fucetola, Corey Patrick"],"institution":"Massachusetts Institute of Technology","degree_name":null,"degree_level":null,"degree_discipline":null,"degree_department":"Massachusetts Institute of Technology. Dept. of Electrical Engineering and Computer Science.","school":null,"contributors":[],"advisors":["David J. Carter and Henry I. Smith."],"committee_chairs":[],"committee_members":[],"year":2007,"date_issued":"2007","date_published":"2007","updated_at":"2026-07-22T22:20:57Z","subjects":["Electrical Engineering and Computer Science."],"languages":["eng"],"rights":["M.I.T. theses are protected by copyright. They may be viewed from this source for any purpose, but reproduction or distribution in any format is prohibited without written permission. See provided URL for inquiries about permission."],"rights_urls":["http://dspace.mit.edu/handle/1721.1/7582"],"identifier_entries":[]},"links":{"outbound_url":"http://hdl.handle.net/1721.1/41640","outbound_label":"Handle","outbound_source":"dc:identifier.uri"},"metadata_groups":[{"id":"people","label":"People","entries":[{"key":"dc:contributor.advisor","label":"Advisor","values":["David J. Carter and Henry I. Smith."]},{"key":"dc:contributor.department","label":"Department","values":["Massachusetts Institute of Technology. Dept. of Electrical Engineering and Computer Science."]},{"key":"dc:contributor.other","label":"Dc Contributor Other","values":["Massachusetts Institute of Technology. Dept. of Electrical Engineering and Computer Science."]},{"key":"dc:creator","label":"Author","values":["Fucetola, Corey Patrick"]}]},{"id":"academic_context","label":"Academic Context","entries":[{"key":"dc:date.accessioned","label":"Dc Date Accessioned","values":["2008-05-19T16:04:10Z"]},{"key":"dc:date.available","label":"Dc Date Available","values":["2008-05-19T16:04:10Z"]},{"key":"dc:date.issued","label":"Date","values":["2007"]},{"key":"dc:publisher","label":"Institution","values":["Massachusetts Institute of Technology"]},{"key":"dc:type","label":"Dc Type","values":["Thesis"]}]},{"id":"subjects_keywords","label":"Subjects and Keywords","entries":[{"key":"dc:subject","label":"Dc Subject","values":["Electrical Engineering and Computer Science."]}]},{"id":"language_rights","label":"Language and Rights","entries":[{"key":"dc:language.iso","label":"Language (ISO)","values":["eng"]},{"key":"dc:rights","label":"Dc Rights","values":["M.I.T. theses are protected by copyright. They may be viewed from this source for any purpose, but reproduction or distribution in any format is prohibited without written permission. See provided URL for inquiries about permission."]},{"key":"dc:rights.uri","label":"Rights URI","values":["http://dspace.mit.edu/handle/1721.1/7582"]}]},{"id":"identifiers","label":"Identifiers","entries":[{"key":"dc:identifier.uri","label":"Identifier URI","values":["http://hdl.handle.net/1721.1/41640"]}]},{"id":"additional","label":"Additional Metadata","entries":[{"key":"dc:description","label":"Description","values":["Thesis (M. Eng.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 2007.","Includes bibliographical references (p. 78-80)."]},{"key":"dc:description.abstract","label":"Abstract","values":["Conformable Contact Lithography enables researchers to attain high-resolution lithographic patterning at manageable cost. This thesis characterizes the minimum resolvable feature size and process latitude of Conformable Contact Lithography. Beginning with a review of current lithographic patterning techniques, choice of Conformable Contract Lithography as an exposure technique is discussed. A design for a trilayer stack that optimizes optical properties is established using experimental and simulated reflectance data to choose appropriate stack film thicknesses. The simulated process latitude is constructed using electromagnetic simulations of grating patterns. Image analysis of experimentally-exposed diffraction grating patterns is described and used to characterize the effect of exposure dose on printed linewidth. The resulting simulated and experimental process latitudes for printed gratings are presented for masks utilizing protruding chrome lines and embedded chrome lines. Experimental and simulated reflectance for single-layer and bilayer film stacks are compared to yield an optimized trilayer stack design of 225nm of anti-reflection-coating chemically separated from the resist by 70nm of evaporated silicon oxide. This design results in less than 1.5% back-reflection from the oxide into the resist for 10% film thickness variation. Finite-difference time-domain simulations are optimized by comparing higher variable-resolution, more realistic simulations to more efficient, lower variable-resolution simulations. Building on the trilayer stack and optimal simulation specification, simulated exposures of diffraction gratings are analyzed assuming a clipping model of development. Exposures of dense grating patterns with two geometries are performed on trilayer-stack-coated silicon wafers for a range of doses.","(cont.) Transferred grating patterns are analyzed to establish the effect of exposure dose on printed linewidth. A 5% experimental process latitude is achieved at a printed linewidth tolerance of ±15% for the embedded chrome mask exposures and of 25% for the protruding chrome mask exposures. Within the resist, contrast is higher at smaller gratings using the embedded mask."]},{"key":"dc:description.degree","label":"Dc Description Degree","values":["M.Eng."]},{"key":"dc:title","label":"Title","values":["Resolution limits and process latitude of comformable contact nano-lithography"]}]}],"canonical_facts":{"dc:contributor.advisor":["David J. Carter and Henry I. Smith."],"dc:contributor.department":["Massachusetts Institute of Technology. Dept. of Electrical Engineering and Computer Science."],"dc:contributor.other":["Massachusetts Institute of Technology. Dept. of Electrical Engineering and Computer Science."],"dc:creator":["Fucetola, Corey Patrick"],"dc:date.accessioned":["2008-05-19T16:04:10Z"],"dc:date.available":["2008-05-19T16:04:10Z"],"dc:date.issued":["2007"],"dc:description":["Thesis (M. Eng.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 2007.","Includes bibliographical references (p. 78-80)."],"dc:description.abstract":["Conformable Contact Lithography enables researchers to attain high-resolution lithographic patterning at manageable cost. This thesis characterizes the minimum resolvable feature size and process latitude of Conformable Contact Lithography. Beginning with a review of current lithographic patterning techniques, choice of Conformable Contract Lithography as an exposure technique is discussed. A design for a trilayer stack that optimizes optical properties is established using experimental and simulated reflectance data to choose appropriate stack film thicknesses. The simulated process latitude is constructed using electromagnetic simulations of grating patterns. Image analysis of experimentally-exposed diffraction grating patterns is described and used to characterize the effect of exposure dose on printed linewidth. The resulting simulated and experimental process latitudes for printed gratings are presented for masks utilizing protruding chrome lines and embedded chrome lines. Experimental and simulated reflectance for single-layer and bilayer film stacks are compared to yield an optimized trilayer stack design of 225nm of anti-reflection-coating chemically separated from the resist by 70nm of evaporated silicon oxide. This design results in less than 1.5% back-reflection from the oxide into the resist for 10% film thickness variation. Finite-difference time-domain simulations are optimized by comparing higher variable-resolution, more realistic simulations to more efficient, lower variable-resolution simulations. Building on the trilayer stack and optimal simulation specification, simulated exposures of diffraction gratings are analyzed assuming a clipping model of development. Exposures of dense grating patterns with two geometries are performed on trilayer-stack-coated silicon wafers for a range of doses.","(cont.) Transferred grating patterns are analyzed to establish the effect of exposure dose on printed linewidth. A 5% experimental process latitude is achieved at a printed linewidth tolerance of ±15% for the embedded chrome mask exposures and of 25% for the protruding chrome mask exposures. Within the resist, contrast is higher at smaller gratings using the embedded mask."],"dc:description.degree":["M.Eng."],"dc:identifier.uri":["http://hdl.handle.net/1721.1/41640"],"dc:language.iso":["eng"],"dc:publisher":["Massachusetts Institute of Technology"],"dc:rights":["M.I.T. theses are protected by copyright. They may be viewed from this source for any purpose, but reproduction or distribution in any format is prohibited without written permission. See provided URL for inquiries about permission."],"dc:rights.uri":["http://dspace.mit.edu/handle/1721.1/7582"],"dc:subject":["Electrical Engineering and Computer Science."],"dc:title":["Resolution limits and process latitude of comformable contact nano-lithography"],"dc:type":["Thesis"]},"updated_at":"2026-07-22T22:20:57Z"}