{"id":{"repo_id":"mit","oai_identifier":"oai:dspace.mit.edu:1721.1/34837"},"canonical_url":"https://search.dev.ndltd.org/etd/mit/oai:dspace.mit.edu:1721.1/34837","repository":{"repo_id":"mit","name":"MIT","base_url":"https://dspace.mit.edu/oai/request"},"display":{"title":"Application of critical chain principles to improve microprocessor technology ramps","abstract":"Across Intel's microprocessor production there exists high variability on new technology process tools meeting standard, installation and qualification (I/Q) schedule durations. To reduce project schedule variability and increase time to money, Intel has begun examining critical chain management philosophies to aid in the reduction of high volume manufacturing (HVM) process tool I/Q durations. The goal of this assignment was to develop and implement a project management process using the principles of critical chain to enable continuous improvement on I/Q planning durations over technologies. Looking into the future, this thesis also examines a progression from product innovation towards process innovation in the microprocessor industry. This shift will further demand decreased I/Q durations and increased predictability for Intel on future microprocessor technology transitions.","abstract_html":"Across Intel's microprocessor production there exists high variability on new technology process tools meeting standard, installation and qualification (I/Q) schedule durations. To reduce project schedule variability and increase time to money, Intel has begun examining critical chain management philosophies to aid in the reduction of high volume manufacturing (HVM) process tool I/Q durations. The goal of this assignment was to develop and implement a project management process using the principles of critical chain to enable continuous improvement on I/Q planning durations over technologies. Looking into the future, this thesis also examines a progression from product innovation towards process innovation in the microprocessor industry. This shift will further demand decreased I/Q durations and increased predictability for Intel on future microprocessor technology transitions.","abstract_has_math":false,"creators":["Ballard, Lane P"],"institution":"Massachusetts Institute of Technology","degree_name":null,"degree_level":null,"degree_discipline":null,"degree_department":"Leaders for Manufacturing Program at MIT","school":null,"contributors":[],"advisors":["Roy E. Welsch and Daniel Whitney."],"committee_chairs":[],"committee_members":[],"year":2005,"date_issued":"2005","date_published":"2005","updated_at":"2026-07-22T22:22:24Z","subjects":["Sloan School of Management.","Mechanical Engineering.","Leaders for Manufacturing Program."],"languages":["eng"],"rights":["M.I.T. theses are protected by copyright. They may be viewed from this source for any purpose, but reproduction or distribution in any format is prohibited without written permission. See provided URL for inquiries about permission."],"rights_urls":["http://dspace.mit.edu/handle/1721.1/7582"],"identifier_entries":[]},"links":{"outbound_url":"http://hdl.handle.net/1721.1/34837","outbound_label":"Handle","outbound_source":"dc:identifier.uri"},"metadata_groups":[{"id":"people","label":"People","entries":[{"key":"dc:contributor.advisor","label":"Advisor","values":["Roy E. Welsch and Daniel Whitney."]},{"key":"dc:contributor.department","label":"Department","values":["Leaders for Manufacturing Program at MIT","Massachusetts Institute of Technology. Department of Mechanical Engineering","Sloan School of Management"]},{"key":"dc:contributor.other","label":"Dc Contributor Other","values":["Leaders for Manufacturing Program."]},{"key":"dc:creator","label":"Author","values":["Ballard, Lane P"]}]},{"id":"academic_context","label":"Academic Context","entries":[{"key":"dc:date.accessioned","label":"Dc Date Accessioned","values":["2006-11-08T16:46:47Z"]},{"key":"dc:date.available","label":"Dc Date Available","values":["2006-11-08T16:46:47Z"]},{"key":"dc:date.issued","label":"Date","values":["2005"]},{"key":"dc:publisher","label":"Institution","values":["Massachusetts Institute of Technology"]},{"key":"dc:type","label":"Dc Type","values":["Thesis"]}]},{"id":"subjects_keywords","label":"Subjects and Keywords","entries":[{"key":"dc:subject","label":"Dc Subject","values":["Sloan School of Management.","Mechanical Engineering.","Leaders for Manufacturing Program."]}]},{"id":"language_rights","label":"Language and Rights","entries":[{"key":"dc:language.iso","label":"Language (ISO)","values":["eng"]},{"key":"dc:rights","label":"Dc Rights","values":["M.I.T. theses are protected by copyright. They may be viewed from this source for any purpose, but reproduction or distribution in any format is prohibited without written permission. See provided URL for inquiries about permission."]},{"key":"dc:rights.uri","label":"Rights URI","values":["http://dspace.mit.edu/handle/1721.1/7582"]}]},{"id":"identifiers","label":"Identifiers","entries":[{"key":"dc:identifier.uri","label":"Identifier URI","values":["http://hdl.handle.net/1721.1/34837"]}]},{"id":"additional","label":"Additional Metadata","entries":[{"key":"dc:description","label":"Description","values":["Thesis (M.B.A.)--Massachusetts Institute of Technology, Sloan School of Management; and, (S.M.)--Massachusetts Institute of Technology, Dept. of Mechanical Engineering; in conjunction with the Leaders for Manufacturing Program at MIT, 2005.","Includes bibliographical references (p. 63)."]},{"key":"dc:description.abstract","label":"Abstract","values":["Across Intel's microprocessor production there exists high variability on new technology process tools meeting standard, installation and qualification (I/Q) schedule durations. To reduce project schedule variability and increase time to money, Intel has begun examining critical chain management philosophies to aid in the reduction of high volume manufacturing (HVM) process tool I/Q durations. The goal of this assignment was to develop and implement a project management process using the principles of critical chain to enable continuous improvement on I/Q planning durations over technologies. Looking into the future, this thesis also examines a progression from product innovation towards process innovation in the microprocessor industry. This shift will further demand decreased I/Q durations and increased predictability for Intel on future microprocessor technology transitions."]},{"key":"dc:description.degree","label":"Dc Description Degree","values":["S.M.","M.B.A."]},{"key":"dc:format.mimetype","label":"Dc Format Mimetype","values":["application/pdf"]},{"key":"dc:title","label":"Title","values":["Application of critical chain principles to improve microprocessor technology ramps"]}]}],"canonical_facts":{"dc:contributor.advisor":["Roy E. Welsch and Daniel Whitney."],"dc:contributor.department":["Leaders for Manufacturing Program at MIT","Massachusetts Institute of Technology. Department of Mechanical Engineering","Sloan School of Management"],"dc:contributor.other":["Leaders for Manufacturing Program."],"dc:creator":["Ballard, Lane P"],"dc:date.accessioned":["2006-11-08T16:46:47Z"],"dc:date.available":["2006-11-08T16:46:47Z"],"dc:date.issued":["2005"],"dc:description":["Thesis (M.B.A.)--Massachusetts Institute of Technology, Sloan School of Management; and, (S.M.)--Massachusetts Institute of Technology, Dept. of Mechanical Engineering; in conjunction with the Leaders for Manufacturing Program at MIT, 2005.","Includes bibliographical references (p. 63)."],"dc:description.abstract":["Across Intel's microprocessor production there exists high variability on new technology process tools meeting standard, installation and qualification (I/Q) schedule durations. To reduce project schedule variability and increase time to money, Intel has begun examining critical chain management philosophies to aid in the reduction of high volume manufacturing (HVM) process tool I/Q durations. The goal of this assignment was to develop and implement a project management process using the principles of critical chain to enable continuous improvement on I/Q planning durations over technologies. Looking into the future, this thesis also examines a progression from product innovation towards process innovation in the microprocessor industry. This shift will further demand decreased I/Q durations and increased predictability for Intel on future microprocessor technology transitions."],"dc:description.degree":["S.M.","M.B.A."],"dc:format.mimetype":["application/pdf"],"dc:identifier.uri":["http://hdl.handle.net/1721.1/34837"],"dc:language.iso":["eng"],"dc:publisher":["Massachusetts Institute of Technology"],"dc:rights":["M.I.T. theses are protected by copyright. They may be viewed from this source for any purpose, but reproduction or distribution in any format is prohibited without written permission. See provided URL for inquiries about permission."],"dc:rights.uri":["http://dspace.mit.edu/handle/1721.1/7582"],"dc:subject":["Sloan School of Management.","Mechanical Engineering.","Leaders for Manufacturing Program."],"dc:title":["Application of critical chain principles to improve microprocessor technology ramps"],"dc:type":["Thesis"]},"updated_at":"2026-07-22T22:22:24Z"}