{"id":{"repo_id":"mit","oai_identifier":"oai:dspace.mit.edu:1721.1/113973"},"canonical_url":"https://search.dev.ndltd.org/etd/mit/oai:dspace.mit.edu:1721.1/113973","repository":{"repo_id":"mit","name":"MIT","base_url":"https://dspace.mit.edu/oai/request"},"display":{"title":"Scalable design of high-performance on-chip Terahertz source and imager","abstract":"In this thesis, two chip designs using the scalable array architecture are introduced. Firstly, we introduce a scalable architecture of coherent harmonic oscillator array for high-power and collimated radiation beam at mid-THz band. The array is 2D-coupled, and each element achieves these functions: (i) maximize oscillation at fundamental frequency fo= 2 50 GHz; (ii) synchronize phase of fo and its harmonics among elements; (iii) cancel near-field radiation of fo, 2fo and 3fo, and (iv) efficiently radiate at 4fo and combine power in free space. The resultant compact design fits into the optimal radiator pitch of [lambda]/2 (half wavelength) for side-lobe suppression and enables high density implementation of THz arrays. An array prototype of 42 coherent radiators, or 91 resonant antennas, at 1 THz is also presented using IHP S13G2 130-nm SiGe process. The chip occupies 1-mm 2 area and consumes 1.1 W of DC power. The measured total radiated power and effective isotropically-radiated power (EIRP) are 80 pW and 13 dBm, respectively. Secondly, we introduce a scalable architecture of coherent receiver array for beam-steerable imaging. The array is also 2D-coupled, and each element achieves theses functions: (i) maximize oscillation at fo=120 GHz; (ii) synchronize phase of fo and its harmonics among elements; (iii) cancel radiation of fo and 2fo; and (iv) receive and down-convert RF signal near 2fo=240 GHz and output baseband signal for digital beam-forming. Chip is fabricated using TSMC 65nm LP CMOS technology.","abstract_html":"In this thesis, two chip designs using the scalable array architecture are introduced. Firstly, we introduce a scalable architecture of coherent harmonic oscillator array for high-power and collimated radiation beam at mid-THz band. The array is 2D-coupled, and each element achieves these functions: (i) maximize oscillation at fundamental frequency fo= 2 50 GHz; (ii) synchronize phase of fo and its harmonics among elements; (iii) cancel near-field radiation of fo, 2fo and 3fo, and (iv) efficiently radiate at 4fo and combine power in free space. The resultant compact design fits into the optimal radiator pitch of [lambda]/2 (half wavelength) for side-lobe suppression and enables high density implementation of THz arrays. An array prototype of 42 coherent radiators, or 91 resonant antennas, at 1 THz is also presented using IHP S13G2 130-nm SiGe process. The chip occupies 1-mm 2 area and consumes 1.1 W of DC power. The measured total radiated power and effective isotropically-radiated power (EIRP) are 80 pW and 13 dBm, respectively. Secondly, we introduce a scalable architecture of coherent receiver array for beam-steerable imaging. The array is also 2D-coupled, and each element achieves theses functions: (i) maximize oscillation at fo=120 GHz; (ii) synchronize phase of fo and its harmonics among elements; (iii) cancel radiation of fo and 2fo; and (iv) receive and down-convert RF signal near 2fo=240 GHz and output baseband signal for digital beam-forming. Chip is fabricated using TSMC 65nm LP CMOS technology.","abstract_has_math":false,"creators":["Hu, Zhi, Ph. D. Massachusetts Institute of Technology"],"institution":"Massachusetts Institute of Technology","degree_name":null,"degree_level":null,"degree_discipline":null,"degree_department":"Massachusetts Institute of Technology. Department of Electrical Engineering and Computer Science","school":null,"contributors":[],"advisors":["Ruonan Han."],"committee_chairs":[],"committee_members":[],"year":2017,"date_issued":"2017","date_published":"2017","updated_at":"2026-07-22T22:22:08Z","subjects":["Electrical Engineering and Computer Science"],"languages":["eng"],"rights":["MIT theses are protected by copyright. They may be viewed, downloaded, or printed from this source but further reproduction or distribution in any format is prohibited without written permission."],"rights_urls":["http://dspace.mit.edu/handle/1721.1/7582"],"identifier_entries":[]},"links":{"outbound_url":"http://hdl.handle.net/1721.1/113973","outbound_label":"Handle","outbound_source":"dc:identifier.uri"},"metadata_groups":[{"id":"people","label":"People","entries":[{"key":"dc:contributor.advisor","label":"Advisor","values":["Ruonan Han."]},{"key":"dc:contributor.department","label":"Department","values":["Massachusetts Institute of Technology. Department of Electrical Engineering and Computer Science"]},{"key":"dc:contributor.other","label":"Dc Contributor Other","values":["Massachusetts Institute of Technology. Department of Electrical Engineering and Computer Science."]},{"key":"dc:creator","label":"Author","values":["Hu, Zhi, Ph. D. Massachusetts Institute of Technology"]}]},{"id":"academic_context","label":"Academic Context","entries":[{"key":"dc:date.accessioned","label":"Dc Date Accessioned","values":["2018-03-02T22:21:15Z"]},{"key":"dc:date.available","label":"Dc Date Available","values":["2018-03-02T22:21:15Z"]},{"key":"dc:date.issued","label":"Date","values":["2017"]},{"key":"dc:publisher","label":"Institution","values":["Massachusetts Institute of Technology"]},{"key":"dc:type","label":"Dc Type","values":["Thesis"]}]},{"id":"subjects_keywords","label":"Subjects and Keywords","entries":[{"key":"dc:subject","label":"Dc Subject","values":["Electrical Engineering and Computer Science"]}]},{"id":"language_rights","label":"Language and Rights","entries":[{"key":"dc:language.iso","label":"Language (ISO)","values":["eng"]},{"key":"dc:rights","label":"Dc Rights","values":["MIT theses are protected by copyright. They may be viewed, downloaded, or printed from this source but further reproduction or distribution in any format is prohibited without written permission."]},{"key":"dc:rights.uri","label":"Rights URI","values":["http://dspace.mit.edu/handle/1721.1/7582"]}]},{"id":"identifiers","label":"Identifiers","entries":[{"key":"dc:identifier.uri","label":"Identifier URI","values":["http://hdl.handle.net/1721.1/113973"]}]},{"id":"additional","label":"Additional Metadata","entries":[{"key":"dc:description","label":"Description","values":["Thesis: S.M., Massachusetts Institute of Technology, Department of Electrical Engineering and Computer Science, 2017.","Cataloged from PDF version of thesis.","Includes bibliographical references (pages 77-80)."]},{"key":"dc:description.abstract","label":"Abstract","values":["In this thesis, two chip designs using the scalable array architecture are introduced. Firstly, we introduce a scalable architecture of coherent harmonic oscillator array for high-power and collimated radiation beam at mid-THz band. The array is 2D-coupled, and each element achieves these functions: (i) maximize oscillation at fundamental frequency fo= 2 50 GHz; (ii) synchronize phase of fo and its harmonics among elements; (iii) cancel near-field radiation of fo, 2fo and 3fo, and (iv) efficiently radiate at 4fo and combine power in free space. The resultant compact design fits into the optimal radiator pitch of [lambda]/2 (half wavelength) for side-lobe suppression and enables high density implementation of THz arrays. An array prototype of 42 coherent radiators, or 91 resonant antennas, at 1 THz is also presented using IHP S13G2 130-nm SiGe process. The chip occupies 1-mm 2 area and consumes 1.1 W of DC power. The measured total radiated power and effective isotropically-radiated power (EIRP) are 80 pW and 13 dBm, respectively. Secondly, we introduce a scalable architecture of coherent receiver array for beam-steerable imaging. The array is also 2D-coupled, and each element achieves theses functions: (i) maximize oscillation at fo=120 GHz; (ii) synchronize phase of fo and its harmonics among elements; (iii) cancel radiation of fo and 2fo; and (iv) receive and down-convert RF signal near 2fo=240 GHz and output baseband signal for digital beam-forming. Chip is fabricated using TSMC 65nm LP CMOS technology."]},{"key":"dc:description.degree","label":"Dc Description Degree","values":["S.M."]},{"key":"dc:title","label":"Title","values":["Scalable design of high-performance on-chip Terahertz source and imager"]}]}],"canonical_facts":{"dc:contributor.advisor":["Ruonan Han."],"dc:contributor.department":["Massachusetts Institute of Technology. Department of Electrical Engineering and Computer Science"],"dc:contributor.other":["Massachusetts Institute of Technology. Department of Electrical Engineering and Computer Science."],"dc:creator":["Hu, Zhi, Ph. D. Massachusetts Institute of Technology"],"dc:date.accessioned":["2018-03-02T22:21:15Z"],"dc:date.available":["2018-03-02T22:21:15Z"],"dc:date.issued":["2017"],"dc:description":["Thesis: S.M., Massachusetts Institute of Technology, Department of Electrical Engineering and Computer Science, 2017.","Cataloged from PDF version of thesis.","Includes bibliographical references (pages 77-80)."],"dc:description.abstract":["In this thesis, two chip designs using the scalable array architecture are introduced. Firstly, we introduce a scalable architecture of coherent harmonic oscillator array for high-power and collimated radiation beam at mid-THz band. The array is 2D-coupled, and each element achieves these functions: (i) maximize oscillation at fundamental frequency fo= 2 50 GHz; (ii) synchronize phase of fo and its harmonics among elements; (iii) cancel near-field radiation of fo, 2fo and 3fo, and (iv) efficiently radiate at 4fo and combine power in free space. The resultant compact design fits into the optimal radiator pitch of [lambda]/2 (half wavelength) for side-lobe suppression and enables high density implementation of THz arrays. An array prototype of 42 coherent radiators, or 91 resonant antennas, at 1 THz is also presented using IHP S13G2 130-nm SiGe process. The chip occupies 1-mm 2 area and consumes 1.1 W of DC power. The measured total radiated power and effective isotropically-radiated power (EIRP) are 80 pW and 13 dBm, respectively. Secondly, we introduce a scalable architecture of coherent receiver array for beam-steerable imaging. The array is also 2D-coupled, and each element achieves theses functions: (i) maximize oscillation at fo=120 GHz; (ii) synchronize phase of fo and its harmonics among elements; (iii) cancel radiation of fo and 2fo; and (iv) receive and down-convert RF signal near 2fo=240 GHz and output baseband signal for digital beam-forming. Chip is fabricated using TSMC 65nm LP CMOS technology."],"dc:description.degree":["S.M."],"dc:identifier.uri":["http://hdl.handle.net/1721.1/113973"],"dc:language.iso":["eng"],"dc:publisher":["Massachusetts Institute of Technology"],"dc:rights":["MIT theses are protected by copyright. They may be viewed, downloaded, or printed from this source but further reproduction or distribution in any format is prohibited without written permission."],"dc:rights.uri":["http://dspace.mit.edu/handle/1721.1/7582"],"dc:subject":["Electrical Engineering and Computer Science"],"dc:title":["Scalable design of high-performance on-chip Terahertz source and imager"],"dc:type":["Thesis"]},"updated_at":"2026-07-22T22:22:08Z"}