{"id":{"repo_id":"liverpool-jm","oai_identifier":"oai:researchonline.ljmu.ac.uk:4924"},"canonical_url":"https://search.dev.ndltd.org/etd/liverpool-jm/oai:researchonline.ljmu.ac.uk:4924","repository":{"repo_id":"liverpool-jm","name":"Liverpool Jon Moores University","base_url":"https://researchonline.ljmu.ac.uk/cgi/oai2"},"display":{"title":"Run time reconfigurable DSP parallel processing system using dynamic FPGAs","abstract":"","abstract_html":null,"abstract_has_math":false,"creators":["Murphy, CW"],"institution":"Liverpool John Moores University","degree_name":"phd","degree_level":"doctoral","degree_discipline":null,"degree_department":null,"school":null,"contributors":[],"advisors":[],"committee_chairs":[],"committee_members":[],"year":2002,"date_issued":"2002-01","date_published":"2002-01","updated_at":"2026-07-24T06:30:03Z","subjects":["QA75 Electronic computers. Computer science","QA76 Computer software"],"languages":[],"rights":[],"rights_urls":[],"identifier_entries":[]},"links":{"outbound_url":"https://doi.org/10.24377/LJMU.t.00004924","outbound_label":"DOI","outbound_source":"dc:identifier.doi"},"metadata_groups":[{"id":"people","label":"People","entries":[{"key":"dc:creator","label":"Author","values":["Murphy, CW"]}]},{"id":"academic_context","label":"Academic Context","entries":[{"key":"dc:date","label":"Dc Date","values":["2002-01-01"]},{"key":"dc:date.issued","label":"Date","values":["2002-01"]},{"key":"dc:publisher.department","label":"Dc Publisher Department","values":["Computer Science and Mathematics"]},{"key":"dc:publisher.institution","label":"Dc Publisher Institution","values":["Liverpool John Moores University"]},{"key":"dc:relation.isreferencedby","label":"Dc Relation Isreferencedby","values":["https://researchonline.ljmu.ac.uk/id/eprint/4924/"]},{"key":"dc:type","label":"Dc Type","values":["Thesis"]},{"key":"dc:type.qualificationlevel","label":"Dc Type Qualificationlevel","values":["doctoral"]},{"key":"dc:type.qualificationname","label":"Dc Type Qualificationname","values":["phd"]}]},{"id":"subjects_keywords","label":"Subjects and Keywords","entries":[{"key":"dc:subject","label":"Dc Subject","values":["QA75 Electronic computers. Computer science","QA76 Computer software"]}]},{"id":"identifiers","label":"Identifiers","entries":[{"key":"dc:identifier.doi","label":"DOI","values":["10.24377/LJMU.t.00004924"]},{"key":"dc:identifier.uri","label":"Identifier URI","values":["https://researchonline.ljmu.ac.uk/id/eprint/4924/1/247721.pdf"]}]},{"id":"additional","label":"Additional Metadata","entries":[{"key":"dc:format","label":"Dc Format","values":["text"]},{"key":"dc:title","label":"Title","values":["Run time reconfigurable DSP parallel processing system using dynamic FPGAs"]}]}],"canonical_facts":{"dc:creator":["Murphy, CW"],"dc:date":["2002-01-01"],"dc:date.issued":["2002-01"],"dc:format":["text"],"dc:identifier.doi":["10.24377/LJMU.t.00004924"],"dc:identifier.uri":["https://researchonline.ljmu.ac.uk/id/eprint/4924/1/247721.pdf"],"dc:publisher.department":["Computer Science and Mathematics"],"dc:publisher.institution":["Liverpool John Moores University"],"dc:relation.isreferencedby":["https://researchonline.ljmu.ac.uk/id/eprint/4924/"],"dc:subject":["QA75 Electronic computers. Computer science","QA76 Computer software"],"dc:title":["Run time reconfigurable DSP parallel processing system using dynamic FPGAs"],"dc:type":["Thesis"],"dc:type.qualificationlevel":["doctoral"],"dc:type.qualificationname":["phd"]},"updated_at":"2026-07-24T06:30:03Z"}