Magneto-resistive elements have possible applications in memories and sensors. Recently considerable effort has been directed towards the development of high density magneto-resistive memories. This research includes work in many areas such as obtaining cells with higher signal levels, densification of storage cells and the development of an appropriate sensing scheme. This dissertation deals with the development of latter stages of a multi stage sensing scheme for a large magneto-resistive memory. In this sensing scheme the signal of a actual element is compared against the signal from a dummy element. The resulting signal is stored and again is compared against a signal of opposite polarity which is generated from the same element. This process is called self referencing and is done to minimize offset problems. The special features of this sensing scheme are: the balanced sensing where the signal from the actual and the dummy elements are balanced to have identical time constants, a two stage switched capacitor auto-zero scheme where the DC offsets between the two elements due to mismatch is removed while generating very little noise and self referencing which is done by a sample and compare circuit. This self referencing process increases the bit density by 50% and the two stage auto-zero significantly reduces read access time. The memory is nonvolatile, radiation hard and is designed to have a read access time of 800ns.
","abstract_html":"<p>Magneto-resistive elements have possible applications in memories and sensors. Recently considerable effort has been directed towards the development of high density magneto-resistive memories. This research includes work in many areas such as obtaining cells with higher signal levels, densification of storage cells and the development of an appropriate sensing scheme. This dissertation deals with the development of latter stages of a multi stage sensing scheme for a large magneto-resistive memory. In this sensing scheme the signal of a actual element is compared against the signal from a dummy element. The resulting signal is stored and again is compared against a signal of opposite polarity which is generated from the same element. This process is called self referencing and is done to minimize offset problems. The special features of this sensing scheme are: the balanced sensing where the signal from the actual and the dummy elements are balanced to have identical time constants, a two stage switched capacitor auto-zero scheme where the DC offsets between the two elements due to mismatch is removed while generating very little noise and self referencing which is done by a sample and compare circuit. This self referencing process increases the bit density by 50% and the two stage auto-zero significantly reduces read access time. The memory is nonvolatile, radiation hard and is designed to have a read access time of 800ns.</p>","abstract_has_math":false,"creators":["Ranmuthu, Indumini"],"institution":null,"degree_name":"Doctor of Philosophy","degree_level":"dissertation","degree_discipline":null,"degree_department":"Department of Electrical and Computer Engineering","school":null,"contributors":[],"advisors":["Chester S. Comstock"],"committee_chairs":[],"committee_members":[],"year":1993,"date_issued":"1993","date_published":"1993","updated_at":"2026-07-24T02:39:30Z","subjects":[],"languages":["en"],"rights":[],"rights_urls":[],"identifier_entries":[{"key":"dc:identifier.doi","label":"DOI","values":["https://doi.org/10.31274/rtd-180813-9636"],"render_values":[{"text":"https://doi.org/10.31274/rtd-180813-9636","href":"https://doi.org/10.31274/rtd-180813-9636","code":true}]},{"key":"dc:identifier","label":"Identifier","values":["archive/lib.dr.iastate.edu/rtd/10298/"],"render_values":[{"text":"archive/lib.dr.iastate.edu/rtd/10298/","href":null,"code":true}]}]},"links":{"outbound_url":"https://dr.lib.iastate.edu/handle/20.500.12876/63428","outbound_label":"Repository record","outbound_source":"dc:identifier.uri"},"metadata_groups":[{"id":"people","label":"People","entries":[{"key":"dc:contributor.advisor","label":"Advisor","values":["Chester S. Comstock"]},{"key":"dc:contributor.department","label":"Department","values":["Department of Electrical and Computer Engineering"]},{"key":"dc:creator","label":"Author","values":["Ranmuthu, Indumini"]}]},{"id":"academic_context","label":"Academic Context","entries":[{"key":"dc:date","label":"Dc Date","values":["2018-08-23T00:45:33.000"]},{"key":"dc:date.accessioned","label":"Dc Date Accessioned","values":["2020-06-30T07:03:41Z"]},{"key":"dc:date.available","label":"Dc Date Available","values":["2020-06-30T07:03:41Z"]},{"key":"dc:date.issued","label":"Date","values":["1993"]},{"key":"dc:type","label":"Dc Type","values":["dissertation"]},{"key":"thesis:degree_level","label":"Degree Level","values":["dissertation"]},{"key":"thesis:degree_name","label":"Degree Name","values":["Doctor of Philosophy"]}]},{"id":"language_rights","label":"Language and Rights","entries":[{"key":"dc:language.iso","label":"Language (ISO)","values":["en"]}]},{"id":"identifiers","label":"Identifiers","entries":[{"key":"dc:identifier","label":"Identifier","values":["archive/lib.dr.iastate.edu/rtd/10298/"]},{"key":"dc:identifier.doi","label":"DOI","values":["https://doi.org/10.31274/rtd-180813-9636"]},{"key":"dc:identifier.uri","label":"Identifier URI","values":["https://dr.lib.iastate.edu/handle/20.500.12876/63428"]}]},{"id":"additional","label":"Additional Metadata","entries":[{"key":"dc:description.abstract","label":"Abstract","values":["Magneto-resistive elements have possible applications in memories and sensors. Recently considerable effort has been directed towards the development of high density magneto-resistive memories. This research includes work in many areas such as obtaining cells with higher signal levels, densification of storage cells and the development of an appropriate sensing scheme. This dissertation deals with the development of latter stages of a multi stage sensing scheme for a large magneto-resistive memory. In this sensing scheme the signal of a actual element is compared against the signal from a dummy element. The resulting signal is stored and again is compared against a signal of opposite polarity which is generated from the same element. This process is called self referencing and is done to minimize offset problems. The special features of this sensing scheme are: the balanced sensing where the signal from the actual and the dummy elements are balanced to have identical time constants, a two stage switched capacitor auto-zero scheme where the DC offsets between the two elements due to mismatch is removed while generating very little noise and self referencing which is done by a sample and compare circuit. This self referencing process increases the bit density by 50% and the two stage auto-zero significantly reduces read access time. The memory is nonvolatile, radiation hard and is designed to have a read access time of 800ns.
"]},{"key":"dc:format.mimetype","label":"Dc Format Mimetype","values":["application/pdf"]},{"key":"dc:title","label":"Title","values":["Switched capacitor, self referencing sensing scheme for high density magneto-resistive memories"]}]}],"canonical_facts":{"dc:contributor.advisor":["Chester S. Comstock"],"dc:contributor.department":["Department of Electrical and Computer Engineering"],"dc:creator":["Ranmuthu, Indumini"],"dc:date":["2018-08-23T00:45:33.000"],"dc:date.accessioned":["2020-06-30T07:03:41Z"],"dc:date.available":["2020-06-30T07:03:41Z"],"dc:date.issued":["1993"],"dc:description.abstract":["Magneto-resistive elements have possible applications in memories and sensors. Recently considerable effort has been directed towards the development of high density magneto-resistive memories. This research includes work in many areas such as obtaining cells with higher signal levels, densification of storage cells and the development of an appropriate sensing scheme. This dissertation deals with the development of latter stages of a multi stage sensing scheme for a large magneto-resistive memory. In this sensing scheme the signal of a actual element is compared against the signal from a dummy element. The resulting signal is stored and again is compared against a signal of opposite polarity which is generated from the same element. This process is called self referencing and is done to minimize offset problems. The special features of this sensing scheme are: the balanced sensing where the signal from the actual and the dummy elements are balanced to have identical time constants, a two stage switched capacitor auto-zero scheme where the DC offsets between the two elements due to mismatch is removed while generating very little noise and self referencing which is done by a sample and compare circuit. This self referencing process increases the bit density by 50% and the two stage auto-zero significantly reduces read access time. The memory is nonvolatile, radiation hard and is designed to have a read access time of 800ns.
"],"dc:format.mimetype":["application/pdf"],"dc:identifier":["archive/lib.dr.iastate.edu/rtd/10298/"],"dc:identifier.doi":["https://doi.org/10.31274/rtd-180813-9636"],"dc:identifier.uri":["https://dr.lib.iastate.edu/handle/20.500.12876/63428"],"dc:language.iso":["en"],"dc:title":["Switched capacitor, self referencing sensing scheme for high density magneto-resistive memories"],"dc:type":["dissertation"],"thesis:degree_level":["dissertation"],"thesis:degree_name":["Doctor of Philosophy"]},"updated_at":"2026-07-24T02:39:30Z"}