{"id":{"repo_id":"gatech","oai_identifier":"oai:repository.gatech.edu:1853/25481"},"canonical_url":"https://search.dev.ndltd.org/etd/gatech/oai:repository.gatech.edu:1853/25481","repository":{"repo_id":"gatech","name":"Georgia Tech","base_url":"https://repository.gatech.edu/server/oai/request"},"display":{"title":"Economic lot scheduling for multiple products on parallel processors","abstract":"Ph.D.","abstract_html":"Ph.D.","abstract_has_math":false,"creators":["Carreno, Jose Juan"],"institution":"Georgia Institute of Technology","degree_name":null,"degree_level":null,"degree_discipline":null,"degree_department":"Industrial engineering","school":null,"contributors":[],"advisors":["Johnson, Lynwood A."],"committee_chairs":[],"committee_members":[],"year":1981,"date_issued":"1981-08","date_published":"1981-08","updated_at":"2026-07-27T19:51:43Z","subjects":[],"languages":[],"rights":["Access restricted to authorized Georgia Tech users only."],"rights_urls":[],"identifier_entries":[]},"links":{"outbound_url":"http://hdl.handle.net/1853/25481","outbound_label":"Handle","outbound_source":"dc:identifier.uri"},"metadata_groups":[{"id":"people","label":"People","entries":[{"key":"dc:contributor.advisor","label":"Advisor","values":["Johnson, Lynwood A."]},{"key":"dc:contributor.department","label":"Department","values":["Industrial engineering"]},{"key":"dc:creator","label":"Author","values":["Carreno, Jose Juan"]}]},{"id":"academic_context","label":"Academic Context","entries":[{"key":"dc:date.accessioned","label":"Dc Date Accessioned","values":["2008-11-10T15:11:43Z"]},{"key":"dc:date.available","label":"Dc Date Available","values":["2008-11-10T15:11:43Z"]},{"key":"dc:date.issued","label":"Date","values":["1981-08"]},{"key":"dc:publisher","label":"Institution","values":["Georgia Institute of Technology"]},{"key":"dc:type","label":"Dc Type","values":["Text"]}]},{"id":"language_rights","label":"Language and Rights","entries":[{"key":"dc:rights","label":"Dc Rights","values":["Access restricted to authorized Georgia Tech users only."]}]},{"id":"identifiers","label":"Identifiers","entries":[{"key":"dc:identifier.uri","label":"Identifier URI","values":["http://hdl.handle.net/1853/25481"]}]},{"id":"additional","label":"Additional Metadata","entries":[{"key":"dc:description.degree","label":"Dc Description Degree","values":["Ph.D."]},{"key":"dc:title","label":"Title","values":["Economic lot scheduling for multiple products on parallel processors"]}]}],"canonical_facts":{"dc:contributor.advisor":["Johnson, Lynwood A."],"dc:contributor.department":["Industrial engineering"],"dc:creator":["Carreno, Jose Juan"],"dc:date.accessioned":["2008-11-10T15:11:43Z"],"dc:date.available":["2008-11-10T15:11:43Z"],"dc:date.issued":["1981-08"],"dc:description.degree":["Ph.D."],"dc:identifier.uri":["http://hdl.handle.net/1853/25481"],"dc:publisher":["Georgia Institute of Technology"],"dc:rights":["Access restricted to authorized Georgia Tech users only."],"dc:title":["Economic lot scheduling for multiple products on parallel processors"],"dc:type":["Text"]},"updated_at":"2026-07-27T19:51:43Z"}