{"id":{"repo_id":"brazil-ufrn","oai_identifier":"oai:repositorio.ufrn.br:123456789/25779"},"canonical_url":"https://search.dev.ndltd.org/etd/brazil-ufrn/oai:repositorio.ufrn.br:123456789/25779","repository":{"repo_id":"brazil-ufrn","name":"Brazil UFRN","base_url":"https://repositorio.ufrn.br/server/oai/request"},"display":{"title":"Proposta de implementação dos algoritmos de hash MD5 e SHA-1 em hardware reconfigurável","abstract":"This work proposes two Application Specific System Processor (ASSP), one to the MD5 algorithm and other to the SHA-1 algorithm implemented on Field Programmable Gate Array (FPGA) Xilinx Virtex 6 xc6vlx240t-1ff1156. The throughput and the occupied area were analyzed for several implementations on parallel instances of those algorithms. The results showed that the hardware proposed for MD5 achieved a better throughput than those found in published articles and it was possible to implement 320 instances of the algorithm in a single FPGA. For the SHA-1 algorithm the throughput and the area occupied by the internal circuits on the chip were also surprising when compared with other papers. Several applications such as password recovery, password validation, and high volume data integrity checking can be performed efficiently and quickly with an ASSP for MD5 and SHA-1. This work also presents a comparative analysis of the energy consumption associated with execution of the MD5 and SHA-1 algorithms for three different hardware platforms, a microprocessor (µP) of 8 bits and 32 bits and the specific application hardware designed for each algorithm. Results of consumption estimation from the processing time (measured in the laboratory) show that the use of dedicated hardware presents significant gains in energy savings.","abstract_html":"This work proposes two Application Specific System Processor (ASSP), one to the MD5 algorithm and other to the SHA-1 algorithm implemented on Field Programmable Gate Array (FPGA) Xilinx Virtex 6 xc6vlx240t-1ff1156. The throughput and the occupied area were analyzed for several implementations on parallel instances of those algorithms. The results showed that the hardware proposed for MD5 achieved a better throughput than those found in published articles and it was possible to implement 320 instances of the algorithm in a single FPGA. For the SHA-1 algorithm the throughput and the area occupied by the internal circuits on the chip were also surprising when compared with other papers. Several applications such as password recovery, password validation, and high volume data integrity checking can be performed efficiently and quickly with an ASSP for MD5 and SHA-1. This work also presents a comparative analysis of the energy consumption associated with execution of the MD5 and SHA-1 algorithms for three different hardware platforms, a microprocessor (µP) of 8 bits and 32 bits and the specific application hardware designed for each algorithm. Results of consumption estimation from the processing time (measured in the laboratory) show that the use of dedicated hardware presents significant gains in energy savings.","abstract_has_math":false,"creators":["Santos Júnior, Carlos Eduardo de Barros"],"institution":"Brasil","degree_name":null,"degree_level":null,"degree_discipline":null,"degree_department":null,"school":null,"contributors":[],"advisors":["Fernandes, Marcelo Augusto Costa"],"committee_chairs":[],"committee_members":[],"year":2018,"date_issued":"2018-06-20","date_published":"2018-06-20","updated_at":"2026-07-24T01:20:51Z","subjects":["Hash","FPGA","MD5","SHA-1","Processamento"],"languages":["por"],"rights":["Acesso Aberto"],"rights_urls":[],"identifier_entries":[]},"links":{"outbound_url":"https://repositorio.ufrn.br/jspui/handle/123456789/25779","outbound_label":"Repository record","outbound_source":"dc:identifier.uri"},"metadata_groups":[{"id":"people","label":"People","entries":[{"key":"dc:contributor.advisor","label":"Advisor","values":["Fernandes, Marcelo Augusto Costa"]},{"key":"dc:creator","label":"Author","values":["Santos Júnior, Carlos Eduardo de Barros"]}]},{"id":"academic_context","label":"Academic Context","entries":[{"key":"dc:date.accessioned","label":"Dc Date Accessioned","values":["2018-09-06T21:03:29Z"]},{"key":"dc:date.available","label":"Dc Date Available","values":["2018-09-06T21:03:29Z"]},{"key":"dc:date.issued","label":"Date","values":["2018-06-20"]},{"key":"dc:type","label":"Dc Type","values":["masterThesis"]}]},{"id":"subjects_keywords","label":"Subjects and Keywords","entries":[{"key":"dc:subject","label":"Dc Subject","values":["Hash","FPGA","MD5","SHA-1","Processamento"]}]},{"id":"language_rights","label":"Language and Rights","entries":[{"key":"dc:language","label":"Dc Language","values":["por"]},{"key":"dc:rights","label":"Dc Rights","values":["Acesso Aberto"]}]},{"id":"identifiers","label":"Identifiers","entries":[{"key":"dc:identifier.uri","label":"Identifier URI","values":["https://repositorio.ufrn.br/jspui/handle/123456789/25779"]}]},{"id":"additional","label":"Additional Metadata","entries":[{"key":"dc:description.abstract","label":"Abstract","values":["This work proposes two Application Specific System Processor (ASSP), one to the MD5 algorithm and other to the SHA-1 algorithm implemented on Field Programmable Gate Array (FPGA) Xilinx Virtex 6 xc6vlx240t-1ff1156. The throughput and the occupied area were analyzed for several implementations on parallel instances of those algorithms. The results showed that the hardware proposed for MD5 achieved a better throughput than those found in published articles and it was possible to implement 320 instances of the algorithm in a single FPGA. For the SHA-1 algorithm the throughput and the area occupied by the internal circuits on the chip were also surprising when compared with other papers. Several applications such as password recovery, password validation, and high volume data integrity checking can be performed efficiently and quickly with an ASSP for MD5 and SHA-1. This work also presents a comparative analysis of the energy consumption associated with execution of the MD5 and SHA-1 algorithms for three different hardware platforms, a microprocessor (µP) of 8 bits and 32 bits and the specific application hardware designed for each algorithm. Results of consumption estimation from the processing time (measured in the laboratory) show that the use of dedicated hardware presents significant gains in energy savings."]},{"key":"dc:title","label":"Title","values":["Proposta de implementação dos algoritmos de hash MD5 e SHA-1 em hardware reconfigurável"]}]}],"canonical_facts":{"dc:contributor.advisor":["Fernandes, Marcelo Augusto Costa"],"dc:creator":["Santos Júnior, Carlos Eduardo de Barros"],"dc:date.accessioned":["2018-09-06T21:03:29Z"],"dc:date.available":["2018-09-06T21:03:29Z"],"dc:date.issued":["2018-06-20"],"dc:description.abstract":["This work proposes two Application Specific System Processor (ASSP), one to the MD5 algorithm and other to the SHA-1 algorithm implemented on Field Programmable Gate Array (FPGA) Xilinx Virtex 6 xc6vlx240t-1ff1156. The throughput and the occupied area were analyzed for several implementations on parallel instances of those algorithms. The results showed that the hardware proposed for MD5 achieved a better throughput than those found in published articles and it was possible to implement 320 instances of the algorithm in a single FPGA. For the SHA-1 algorithm the throughput and the area occupied by the internal circuits on the chip were also surprising when compared with other papers. Several applications such as password recovery, password validation, and high volume data integrity checking can be performed efficiently and quickly with an ASSP for MD5 and SHA-1. This work also presents a comparative analysis of the energy consumption associated with execution of the MD5 and SHA-1 algorithms for three different hardware platforms, a microprocessor (µP) of 8 bits and 32 bits and the specific application hardware designed for each algorithm. Results of consumption estimation from the processing time (measured in the laboratory) show that the use of dedicated hardware presents significant gains in energy savings."],"dc:identifier.uri":["https://repositorio.ufrn.br/jspui/handle/123456789/25779"],"dc:language":["por"],"dc:rights":["Acesso Aberto"],"dc:subject":["Hash","FPGA","MD5","SHA-1","Processamento"],"dc:title":["Proposta de implementação dos algoritmos de hash MD5 e SHA-1 em hardware reconfigurável"],"dc:type":["masterThesis"]},"updated_at":"2026-07-24T01:20:51Z"}