{"id":{"repo_id":"aston","oai_identifier":"oai:publications.aston.ac.uk:10625"},"canonical_url":"https://search.dev.ndltd.org/etd/aston/oai:publications.aston.ac.uk:10625","repository":{"repo_id":"aston","name":"Aston University","base_url":"https://publications.aston.ac.uk/cgi/oai2"},"display":{"title":"The design of a real time, fault-tolerant, multiprocessor system.","abstract":"It is essential that real-time computers should be reliable. The majority of methods used to achieve fault tolerance in such systems employ a substantial duplication of hardware. This thesis suggests an alternative approach by placing a greater emphasis on firmware. It is shown that a greater degree of control can be obtained in a microprogrammed computer. Furthermore, this control can often be maintained after a component failure. The use of bit-slice components is proposed as a suitable medium for the implementation of such a microprogrammed, fault-tolerant system. It is also suggested that it is useful to overlay a high level language onto the microcoded system. A suitable language, Concurrent Pascal, is outlined. The architecture of the bit-slice processor, which has been built and tested, is described.A set of tests, performed at microcode level, to diagnose a fault are proposed. It is shown that these tests depend upon the cooperation of another error-free processor within the system. The special problems which occur when running microcode on a faulty processor are also discussed. The final chapter concludes that the use of microcode to achieve fault-tolerance can reduce the amount of hardware required. Suggestions for further research are also included.","abstract_html":"It is essential that real-time computers should be reliable. The majority of methods used to achieve fault tolerance in such systems employ a substantial duplication of hardware. This thesis suggests an alternative approach by placing a greater emphasis on firmware. It is shown that a greater degree of control can be obtained in a microprogrammed computer. Furthermore, this control can often be maintained after a component failure. The use of bit-slice components is proposed as a suitable medium for the implementation of such a microprogrammed, fault-tolerant system. It is also suggested that it is useful to overlay a high level language onto the microcoded system. A suitable language, Concurrent Pascal, is outlined. The architecture of the bit-slice processor, which has been built and tested, is described.A set of tests, performed at microcode level, to diagnose a fault are proposed. It is shown that these tests depend upon the cooperation of another error-free processor within the system. The special problems which occur when running microcode on a faulty processor are also discussed. The final chapter concludes that the use of microcode to achieve fault-tolerance can reduce the amount of hardware required. Suggestions for further research are also included.","abstract_has_math":false,"creators":["Sharp, Timothy Edwin"],"institution":"Aston University","degree_name":"Ph.D.","degree_level":"doctoral","degree_discipline":null,"degree_department":null,"school":null,"contributors":[],"advisors":[],"committee_chairs":[],"committee_members":[],"year":1983,"date_issued":"1983","date_published":"1983","updated_at":"2026-07-24T01:01:19Z","subjects":[],"languages":[],"rights":[],"rights_urls":[],"identifier_entries":[]},"links":{"outbound_url":"https://doi.org/10.48780/publications.aston.ac.uk.00010625","outbound_label":"DOI","outbound_source":"dc:identifier.doi"},"metadata_groups":[{"id":"people","label":"People","entries":[{"key":"dc:creator","label":"Author","values":["Sharp, Timothy Edwin"]}]},{"id":"academic_context","label":"Academic Context","entries":[{"key":"dc:date","label":"Dc Date","values":["1983"]},{"key":"dc:date.issued","label":"Date","values":["1983"]},{"key":"dc:publisher.institution","label":"Dc Publisher Institution","values":["Aston University"]},{"key":"dc:relation.isreferencedby","label":"Dc Relation Isreferencedby","values":["https://publications.aston.ac.uk/id/eprint/10625/"]},{"key":"dc:type","label":"Dc Type","values":["Thesis"]},{"key":"dc:type.qualificationlevel","label":"Dc Type Qualificationlevel","values":["doctoral"]},{"key":"dc:type.qualificationname","label":"Dc Type Qualificationname","values":["Ph.D."]}]},{"id":"identifiers","label":"Identifiers","entries":[{"key":"dc:identifier.doi","label":"DOI","values":["10.48780/publications.aston.ac.uk.00010625"]},{"key":"dc:identifier.uri","label":"Identifier URI","values":["https://publications.aston.ac.uk/id/eprint/10625/1/T.E._Sharp_1983_Vol.1_reduced_3070040.pdf","https://publications.aston.ac.uk/id/eprint/10625/3/T.E._Sharp_1983_Vol.2_reduced.pdf"]}]},{"id":"additional","label":"Additional Metadata","entries":[{"key":"dc:description.abstract","label":"Abstract","values":["It is essential that real-time computers should be reliable. The majority of methods used to achieve fault tolerance in such systems employ a substantial duplication of hardware. This thesis suggests an alternative approach by placing a greater emphasis on firmware. It is shown that a greater degree of control can be obtained in a microprogrammed computer. Furthermore, this control can often be maintained after a component failure. The use of bit-slice components is proposed as a suitable medium for the implementation of such a microprogrammed, fault-tolerant system. It is also suggested that it is useful to overlay a high level language onto the microcoded system. A suitable language, Concurrent Pascal, is outlined. The architecture of the bit-slice processor, which has been built and tested, is described.A set of tests, performed at microcode level, to diagnose a fault are proposed. It is shown that these tests depend upon the cooperation of another error-free processor within the system. The special problems which occur when running microcode on a faulty processor are also discussed. The final chapter concludes that the use of microcode to achieve fault-tolerance can reduce the amount of hardware required. Suggestions for further research are also included."]},{"key":"dc:format","label":"Dc Format","values":["text"]},{"key":"dc:title","label":"Title","values":["The design of a real time, fault-tolerant, multiprocessor system."]}]}],"canonical_facts":{"dc:creator":["Sharp, Timothy Edwin"],"dc:date":["1983"],"dc:date.issued":["1983"],"dc:description.abstract":["It is essential that real-time computers should be reliable. The majority of methods used to achieve fault tolerance in such systems employ a substantial duplication of hardware. This thesis suggests an alternative approach by placing a greater emphasis on firmware. It is shown that a greater degree of control can be obtained in a microprogrammed computer. Furthermore, this control can often be maintained after a component failure. The use of bit-slice components is proposed as a suitable medium for the implementation of such a microprogrammed, fault-tolerant system. It is also suggested that it is useful to overlay a high level language onto the microcoded system. A suitable language, Concurrent Pascal, is outlined. The architecture of the bit-slice processor, which has been built and tested, is described.A set of tests, performed at microcode level, to diagnose a fault are proposed. It is shown that these tests depend upon the cooperation of another error-free processor within the system. The special problems which occur when running microcode on a faulty processor are also discussed. The final chapter concludes that the use of microcode to achieve fault-tolerance can reduce the amount of hardware required. Suggestions for further research are also included."],"dc:format":["text"],"dc:identifier.doi":["10.48780/publications.aston.ac.uk.00010625"],"dc:identifier.uri":["https://publications.aston.ac.uk/id/eprint/10625/1/T.E._Sharp_1983_Vol.1_reduced_3070040.pdf","https://publications.aston.ac.uk/id/eprint/10625/3/T.E._Sharp_1983_Vol.2_reduced.pdf"],"dc:publisher.institution":["Aston University"],"dc:relation.isreferencedby":["https://publications.aston.ac.uk/id/eprint/10625/"],"dc:title":["The design of a real time, fault-tolerant, multiprocessor system."],"dc:type":["Thesis"],"dc:type.qualificationlevel":["doctoral"],"dc:type.qualificationname":["Ph.D."]},"updated_at":"2026-07-24T01:01:19Z"}