{"id":{"repo_id":"adelaide","oai_identifier":"oai:digital.library.adelaide.edu.au:2440/120015"},"canonical_url":"https://search.dev.ndltd.org/etd/adelaide/oai:digital.library.adelaide.edu.au:2440/120015","repository":{"repo_id":"adelaide","name":"University of Adelaide","base_url":"https://digital.library.adelaide.edu.au/server/oai/request"},"display":{"title":"The study of trace cache memory on superscalar DLX processor","abstract":"","abstract_html":null,"abstract_has_math":false,"creators":["Apisake, Hongwitayakorn"],"institution":null,"degree_name":null,"degree_level":null,"degree_discipline":null,"degree_department":null,"school":null,"contributors":[],"advisors":["Liebelt, Michael J."],"committee_chairs":[],"committee_members":[],"year":2003,"date_issued":"2003","date_published":"2003","updated_at":"2026-07-24T00:50:39Z","subjects":["Cache memory -- Evaluation; Operating systems (Computers); RISC microprocessors; Reduced instruction set computers"],"languages":["en"],"rights":[],"rights_urls":[],"identifier_entries":[]},"links":{"outbound_url":"http://hdl.handle.net/2440/120015","outbound_label":"Handle","outbound_source":"dc:identifier.uri"},"metadata_groups":[{"id":"people","label":"People","entries":[{"key":"dc:contributor.advisor","label":"Advisor","values":["Liebelt, Michael J."]},{"key":"dc:creator","label":"Author","values":["Apisake, Hongwitayakorn"]}]},{"id":"academic_context","label":"Academic Context","entries":[{"key":"dc:date.issued","label":"Date","values":["2003"]},{"key":"dc:type","label":"Dc Type","values":["Thesis"]}]},{"id":"subjects_keywords","label":"Subjects and Keywords","entries":[{"key":"dc:subject","label":"Dc Subject","values":["Cache memory -- Evaluation; Operating systems (Computers); RISC microprocessors; Reduced instruction set computers"]}]},{"id":"language_rights","label":"Language and Rights","entries":[{"key":"dc:language.iso","label":"Language (ISO)","values":["en"]}]},{"id":"identifiers","label":"Identifiers","entries":[{"key":"dc:identifier.uri","label":"Identifier URI","values":["http://hdl.handle.net/2440/120015"]}]},{"id":"additional","label":"Additional Metadata","entries":[{"key":"dc:title","label":"Title","values":["The study of trace cache memory on superscalar DLX processor"]}]}],"canonical_facts":{"dc:contributor.advisor":["Liebelt, Michael J."],"dc:creator":["Apisake, Hongwitayakorn"],"dc:date.issued":["2003"],"dc:identifier.uri":["http://hdl.handle.net/2440/120015"],"dc:language.iso":["en"],"dc:subject":["Cache memory -- Evaluation; Operating systems (Computers); RISC microprocessors; Reduced instruction set computers"],"dc:title":["The study of trace cache memory on superscalar DLX processor"],"dc:type":["Thesis"]},"updated_at":"2026-07-24T00:50:39Z"}