{"id":{"repo_id":"aachen","oai_identifier":"oai:publications.rwth-aachen.de:58869"},"canonical_url":"https://search.dev.ndltd.org/etd/aachen/oai:publications.rwth-aachen.de:58869","repository":{"repo_id":"aachen","name":"RWTH Aachen University","base_url":"https://publications.rwth-aachen.de/oai2d"},"display":{"title":"Flexible VLSI architectures for the iterative decoding of parallel concatenated convolutional codes","abstract":"","abstract_html":null,"abstract_has_math":false,"creators":["Munsche, Falco"],"institution":"Shaker","degree_name":null,"degree_level":null,"degree_discipline":null,"degree_department":null,"school":null,"contributors":["Meyr, Heinrich"],"advisors":[],"committee_chairs":[],"committee_members":[],"year":2003,"date_issued":"2003","date_published":"2003","updated_at":"2026-07-30T19:42:31Z","subjects":[],"languages":["eng"],"rights":["info:eu-repo/semantics/closedAccess"],"rights_urls":[],"identifier_entries":[{"key":"dc:identifier","label":"Identifier","values":["https://publications.rwth-aachen.de/search?p=id:%22RWTH-CONV-120697%22"],"render_values":[{"text":"https://publications.rwth-aachen.de/search?p=id:%22RWTH-CONV-120697%22","href":"https://publications.rwth-aachen.de/search?p=id:%22RWTH-CONV-120697%22","code":true}]}]},"links":{"outbound_url":"https://publications.rwth-aachen.de/record/58869","outbound_label":"Repository record","outbound_source":"dc:identifier"},"metadata_groups":[{"id":"people","label":"People","entries":[{"key":"dc:contributor","label":"Contributor","values":["Meyr, Heinrich"]},{"key":"dc:creator","label":"Author","values":["Munsche, Falco"]}]},{"id":"academic_context","label":"Academic Context","entries":[{"key":"dc:coverage","label":"Dc Coverage","values":["DE"]},{"key":"dc:date","label":"Dc Date","values":["2003"]},{"key":"dc:publisher","label":"Institution","values":["Shaker"]},{"key":"dc:relation","label":"Dc Relation","values":["info:eu-repo/semantics/altIdentifier/isbn/3-8322-1331-7"]},{"key":"dc:type","label":"Dc Type","values":["info:eu-repo/semantics/doctoralThesis","info:eu-repo/semantics/publishedVersion"]}]},{"id":"language_rights","label":"Language and Rights","entries":[{"key":"dc:language","label":"Dc Language","values":["eng"]},{"key":"dc:rights","label":"Dc Rights","values":["info:eu-repo/semantics/closedAccess"]}]},{"id":"identifiers","label":"Identifiers","entries":[{"key":"dc:identifier","label":"Identifier","values":["https://publications.rwth-aachen.de/record/58869","https://publications.rwth-aachen.de/search?p=id:%22RWTH-CONV-120697%22"]}]},{"id":"additional","label":"Additional Metadata","entries":[{"key":"dc:source","label":"Dc Source","values":["Aachen : Shaker, Berichte aus der Kommunikationstechnik VI, 162, XXVI S. : graph. Darst. (2003). = Zugl.: Aachen, Techn. Hochsch., Diss., 2002"]},{"key":"dc:title","label":"Title","values":["Flexible VLSI architectures for the iterative decoding of parallel concatenated convolutional codes"]}]}],"canonical_facts":{"dc:contributor":["Meyr, Heinrich"],"dc:coverage":["DE"],"dc:creator":["Munsche, Falco"],"dc:date":["2003"],"dc:identifier":["https://publications.rwth-aachen.de/record/58869","https://publications.rwth-aachen.de/search?p=id:%22RWTH-CONV-120697%22"],"dc:language":["eng"],"dc:publisher":["Shaker"],"dc:relation":["info:eu-repo/semantics/altIdentifier/isbn/3-8322-1331-7"],"dc:rights":["info:eu-repo/semantics/closedAccess"],"dc:source":["Aachen : Shaker, Berichte aus der Kommunikationstechnik VI, 162, XXVI S. : graph. Darst. (2003). = Zugl.: Aachen, Techn. Hochsch., Diss., 2002"],"dc:title":["Flexible VLSI architectures for the iterative decoding of parallel concatenated convolutional codes"],"dc:type":["info:eu-repo/semantics/doctoralThesis","info:eu-repo/semantics/publishedVersion"]},"updated_at":"2026-07-30T19:42:31Z"}