{"id":{"repo_id":"aachen","oai_identifier":"oai:publications.rwth-aachen.de:52084"},"canonical_url":"https://search.dev.ndltd.org/etd/aachen/oai:publications.rwth-aachen.de:52084","repository":{"repo_id":"aachen","name":"RWTH Aachen University","base_url":"https://publications.rwth-aachen.de/oai2d"},"display":{"title":"Retargetable processor system integration into multi-processor system-on-chip platforms","abstract":null,"abstract_html":null,"abstract_has_math":false,"creators":["Wieferink, Andreas"],"institution":null,"degree_name":null,"degree_level":null,"degree_discipline":null,"degree_department":null,"school":null,"contributors":["Meyr, Heinrich"],"advisors":[],"committee_chairs":[],"committee_members":[],"year":2007,"date_issued":"2007","date_published":"2007","updated_at":"2026-07-30T19:40:50Z","subjects":[],"languages":["eng"],"rights":["info:eu-repo/semantics/closedAccess"],"rights_urls":[],"identifier_entries":[{"key":"dc:identifier","label":"Identifier","values":["https://publications.rwth-aachen.de/search?p=id:%22RWTH-CONV-114326%22"],"render_values":[{"text":"https://publications.rwth-aachen.de/search?p=id:%22RWTH-CONV-114326%22","href":"https://publications.rwth-aachen.de/search?p=id:%22RWTH-CONV-114326%22","code":true}]}]},"links":{"outbound_url":"https://publications.rwth-aachen.de/record/52084","outbound_label":"Repository record","outbound_source":"dc:identifier"},"source_record":{"url":"https://publications.rwth-aachen.de/oai2d?verb=GetRecord&metadataPrefix=oai_dc&identifier=oai%3Apublications.rwth-aachen.de%3A52084","prefix":"oai_dc"},"metadata_groups":[{"id":"people","label":"People","entries":[{"key":"dc:contributor","label":"Contributor","values":["Meyr, Heinrich"]},{"key":"dc:creator","label":"Author","values":["Wieferink, Andreas"]}]},{"id":"academic_context","label":"Academic Context","entries":[{"key":"dc:coverage","label":"Dc Coverage","values":["DE"]},{"key":"dc:date","label":"Dc Date","values":["2007"]},{"key":"dc:type","label":"Dc Type","values":["info:eu-repo/semantics/doctoralThesis","info:eu-repo/semantics/publishedVersion"]}]},{"id":"language_rights","label":"Language and Rights","entries":[{"key":"dc:language","label":"Dc Language","values":["eng"]},{"key":"dc:rights","label":"Dc Rights","values":["info:eu-repo/semantics/closedAccess"]}]},{"id":"identifiers","label":"Identifiers","entries":[{"key":"dc:identifier","label":"Identifier","values":["https://publications.rwth-aachen.de/record/52084","https://publications.rwth-aachen.de/search?p=id:%22RWTH-CONV-114326%22"]}]},{"id":"additional","label":"Additional Metadata","entries":[{"key":"dc:source","label":"Dc Source","values":["Aachen XIV, 162 S. : graph. Darst. (2007). = Aachen, Techn. Hochsch., Diss., 2007"]},{"key":"dc:title","label":"Title","values":["Retargetable processor system integration into multi-processor system-on-chip platforms"]}]}],"canonical_facts":{"dc:contributor":["Meyr, Heinrich"],"dc:coverage":["DE"],"dc:creator":["Wieferink, Andreas"],"dc:date":["2007"],"dc:identifier":["https://publications.rwth-aachen.de/record/52084","https://publications.rwth-aachen.de/search?p=id:%22RWTH-CONV-114326%22"],"dc:language":["eng"],"dc:rights":["info:eu-repo/semantics/closedAccess"],"dc:source":["Aachen XIV, 162 S. : graph. Darst. (2007). = Aachen, Techn. Hochsch., Diss., 2007"],"dc:title":["Retargetable processor system integration into multi-processor system-on-chip platforms"],"dc:type":["info:eu-repo/semantics/doctoralThesis","info:eu-repo/semantics/publishedVersion"]},"updated_at":"2026-07-30T19:40:50Z"}