Global ETD Search
Search theses and dissertations gathered from participating repositories worldwide. Every result links back to the library that holds it. No account is needed.
Results
Showing 1 to 11 of 11 for “"supply noise"”.
-
Switching mode power supply noise source impedance measurement and EMI filter characterization
… is closely related to the impedance of the noise source. Due to the time-varying nature of the noise source impedance of an offline power supply, the measurement of it cannot be done using conventional impedance measuring methods. Two new methods, the insertion loss method and the signal …
-
Analysis and Design of Low-Jitter Oscillators
… oscillator types in the presence of flicker noise, white noise and power supply noise. Key results are achieved using time domain simulations to determine cycle jitter of several different oscillator architectures, semiconductor processes and component features. In the end, a design procedure …
-
Detection of ESD-induced soft errors
… on a microcontroller. The effect of ESD-induced noise on a digital system having a workload is examined. UART interface present on-chip is used for memory and register readout. Hardware voltage monitors developed previously are included in the design to report the on-die supply noise. A …
-
Models predicting the performance of IC component or PCB channel during electromagnetic interference
… to crosstalk and due to simultaneous switching noise, and covers susceptibility of delay locked loop (DLL) to electromagnetic interference.</p> <p>In the first paper, an improved tail-fit de-convolution method is proposed for characterizing the impact of deterministic jitter in the presence of …
-
Design of power delivery networks for noise suppression and isolation using power transmission lines
… the IR drop and to suppress the inductive noise during data transitions. As a result, most PDNs in high-speed systems consist of power and ground planes to provide a low-impedance path between the voltage regulator module (VRM) and the integrated circuit (IC) on the printed circuit board …
-
Analysis of variation in on-chip waveguide distribution schemes and optical receiver circuits
… parasitic capacitive coupling, and power supply noise. Simulation results show that, for both the passive waveguide network and the optical receiver circuit, variation can result in clock skew and jitter, which limit the frequencies at which the distribution network can operate. The impact …
-
Input-Pattern-Independent Estimation of Peak Current, Peak Power Dissipation, and Maximum Voltage Variation in the Power Distribution Network of VLSI Circuits
… In addition, design techniques for power-supply noise minimization, enhancing the circuit tolerance to power-supply voltage variations, and ultra-low power circuit design with significantly reduced current/power demand are presented.
-
Power distribution network modeling and microfluidic cooling for high-performance computing systems
… difference method. The simulator enables power supply noise simulation, including IR-drop and simultaneous switching noise, for a full chip with multiple blocks of different power, decoupling capacitor, and power/ground pad densities. The distributed circuit model is further extended to include …
-
Delay Testing in Nanoscale Technology under Process Variations
… simulator, incorporating effects of power-supply noise and combining an event-driven logic simulation engine with interfaces to provided electrical models. MIRID aims at evaluating delay tests in presence of process variations efficiently yet accurately, by performing logic simulation at …
-
Failures caused by supply fluctuations during system-level ESD
… or data), which can be caused by ESD-induced noise on signal inputs and power nets. Besides radiation, the current injection into the circuit alone can cause these disturbances, especially the sharp current spike of a high amplitude in system-level ESD. The waveform of this current is similar …
-
Interconnect design techniques for multicore and 3D Integrated circuits.
… traditional CMOS decaps, to optimize the power supply noise in 3D chips. Experimental results show that power grid noise can be more effectively optimized after the introduction of MIM decaps, with lower leakage power and little increase in the routing congestion, as compared to a solution using …