Global ETD Search

Search theses and dissertations gathered from participating repositories worldwide. Every result links back to the library that holds it. No account is needed.

Results

Showing 1 to 9 of 9 for “"silvaco"”.

  1. Optically Powered Logic Transistor

    … current-voltage behavior of the new device, the Silvaco (Atlas) device simulation was used to give some insight into the correct doping levels in the semiconductor and device geometries. Prototypes were fabricated on p-type silicon wafers using CMOS fabrication processes including oxide growth, …

    byu Repository record for Optically Powered Logic Transistor (opens in a new tab)

  2. Behavioral Modeling of CMOS SPADs Based on TCAD Simulations

    … its fabrication process with Athena from the Silvaco tools suite to feed a TCAD simulator with an accurate model structure that can include fabrication defects. Extract its key parameters with TCAD simulation of the device, performed with ATLAS, from the Silvaco TCAD tools suite. Combine …

    sevilla Repository record for Behavioral Modeling of CMOS SPADs Based on TCAD Simulations (opens in a new tab)

  3. Programmable Current Control of Silicon Field Emitter Arrays Using Gate-All-Around MOSFETs

    … and versatility of FEAs. To achieve this, SILVACO, a device simulation platform, was used to model the GAA MOSFET, field emitter, and combined GAA MOSFET-FEA devices. The simulation results provide insight into each device's current-voltage (I-V) characteristics, identifying …

    mit Repository record for Programmable Current Control of Silicon Field Emitter Arrays Using Gate-All-Around MOSFETs (opens in a new tab)

  4. A comparison of electrical performance analysis between nanoscale double-gate and gate-all-around nanowire mosfet

    … dimension on devices performance using Atlas Silvaco. It is found that when the gate length approaches 30 nm, the subthreshold slope increases for both devices while the threshold voltage is decreases. Futhermore, the threshold voltage will decrease with the decreasing of gate oxide thickness …

    uthm Repository record for A comparison of electrical performance analysis between nanoscale double-gate and gate-all-around nanowire mosfet (opens in a new tab)

  5. Modelling of advanced submicron gate InGaAs/InAIAs pHEMTS and RTD devices for very high frequency applications

    … has been accomplished and developed in ATLAS Silvaco. All modelled devices were optimised and validated by experimental devices which were fabricated at the University of Manchester; the sub-micrometer devices were developed with T-gate using I-line optical lithography. The underlying device …

    uthm Repository record for Modelling of advanced submicron gate InGaAs/InAIAs pHEMTS and RTD devices for very high frequency applications (opens in a new tab)

  6. Broadband High Efficiency Fractal-Like and Diverse Geometry Silicon Nanowire Arrays for Photovoltaic Applications

    … been investigated by using numerical modeling. SILVACO software package is used for performing the numerical simulation of the PVSC device performance, which can simultaneously handle the different coupled physical mechanisms contributing to the photovoltaic effect. The effect of the geometry of …

    arkansas Repository record for Broadband High Efficiency Fractal-Like and Diverse Geometry Silicon Nanowire Arrays for Photovoltaic Applications (opens in a new tab)

  7. Preparation and characterization of AlGaN structures for UVA LEDs

    Visible / UV LEDs are developed from the same III-Nitride compounds semiconductor materials and share many design and technological aspects. However, the efficiency difference between the two types is quite significant, where the latter lags. Recent advancements in material technology such as the …

    cork Repository record for Preparation and characterization of AlGaN structures for UVA LEDs (opens in a new tab)

  8. MEMS Piezoresistive Micro-Cantilever Arrays for Sensing Applications

    … evaluated with process simulation with Athena Silvaco simulation software, while ANSYS has been used to analyse the best design for devices and the effect of some technology-related issues, such as the effect of underetch during the release of the beams or residual stresses. Static and modal …

    trento Repository record for MEMS Piezoresistive Micro-Cantilever Arrays for Sensing Applications (opens in a new tab)