Global ETD Search
Search theses and dissertations gathered from participating repositories worldwide. Every result links back to the library that holds it. No account is needed.
Results
Showing 1 to 20 of 67 for “"power savings"”.
-
Enhancing end-to-end quality of service provisioning in wireless ad hoc networks using service vectors
… architecture that achieves significant power savings, while enhancing the end-to-end QoS provisioning and granularity in wireless ad hoc networks is proposed in this thesis. Recently, a new concept called service vector has been introduced, which enables an end host to choose different …
-
Soft N-modular redundancy: exploiting statistics for robust computation
… provides 10 improvement in robustness and 13% power savings over TMR at the same peak signal-to-noise ratio (PSNR) of 20 dB. In addition, soft dual-MR (DMR) provides a 2x improvement in robustness and a 35% power savings over TMR at the same PSNR of 20 dB. An FPGA implementation of the 2-D DCT …
-
Reducing Cluster Power Consumption by Dynamically Suspending Idle Nodes
… the world's computing infrastructure for power consumption is worthwhile. This thesis is one attempt at such an optimization. In particular, I began by building a cluster of 6 Intel Atom based low-power nodes to perform work analogous to data center clusters. Then, I installed a version of …
-
Algorithms and Architectures for Joint Equalization and Decoding
… and employing early termination achieve power savings up to 60%. To improve the throughput, a concurrent processing VLSI architecture is proposed, where SISO equalizers and decoders are running concurrently, thereby increasing throughput by up to 75%. To improve the BER further, a class …
-
Fault tolerant, low voltage SRAM design
Scaling of process technologies has made power management a significant concern for circuit designers. Moreover, denser integration and shrinking geometries also have a negative impact on circuit reliability. Therefore, fault tolerance is becoming a more challenging problem. Static Random Access …
-
Improvements of Synchronous Rectification on LLC-DCX
… are run to quantify the amount of rectifier power savings possible with the proposed solutions.
-
Lazy Fault Detection for Redundant MPI
… flexibility in replica scheduling and potential power savings. Evaluation shows that, when all processes are operated at full power, this approach allows applications to complete substantially faster as compared to using a synchronized model, and often as fast as in non-replicated execution.</p>
-
A Study on Unintentional and Intentional Sources of Variability in Nanometer Scale Digital Circuits
… years, device reliability issues and escalated power dissipation have become growing concerns in digital very large scale integrated (VLSI) circuits. Today's integrated circuits, which implement digital systems with billions of transistors in about a square centimeter, are tremendously …
-
Implementation of a power-saving protocol for ad hoc wireless networks
We describe the design and implementation of a power-saving protocol for ad hoc wireless networks. We present the Span power-saving protocol and discuss its implementation in the context of the Linux operating system. We address the issues of ad hoc routing, link layer design, and integration with …
-
Dynamic Feedback-Driven Thread Migration for Energy-Efficient Execution of Multithreaded Workloads
… migration decisions can provide significant power savings. Typical schedulers, however, fail to make power aware migration. This master thesis focuses on comparing the effects of using resource aware analytical models, and a machine learning model, on making power aware thread migration …
-
Topology control for wireless mesh networks and its effect on network performance
… for some of these deployments to be battery-powered due to a lack of electrical infrastructure in the targeted areas. Thus, the energy-efficiency of these networks gains additional importance. Topology Control (TC) has been previously reported to improve the energy-efficiency and network …
-
Performance of an airfoil with a power-saving, tab-assisted flap system
… feasibility of reducing control surface input power with the use of a tab-assisted flap. Wind tunnel tests were conducted at the University of Illinois at Urbana-Champaign (UIUC) on a NACA 3415 airfoil model with a flap including a trim tab. Measurements were taken for two configurations: a …
-
Hybrid wing-body aircraft noise and performance assessment
… is extended far downstream for a Trefftz plane power balance analysis to determine the propulsive power required for steady level flight. A fan actuator volume is included to couple the airframe external and the engine internal flows. Aircraft power savings, fan efficiency, and boundary layer …
-
Novel Methodologies and Measurement Software for Transistor Amplifier Synthesis in Planar Coupled -Transmission Lines
… (stubs, reactances, transformers) to maximize power to a load for the unilateral and bilateral cases. Measurement of synthesized structures verifies the reflection reduction and power savings. Using these matching networks, a preliminary MTL transistor amplifier is presented, and a methodology …
-
5GHz CMOS resonant clock buffer with quadrature generation for fiber optic applications
Clock buffers constitute a major source of power dissipation in VLSI circuits. In CMOS the load is primarily capacitive and hence an inductive shunt can reduce real power needs. This almost-adiabatic topology is referred to as a resonant buffer. Two resonant buffers can be actively controlled by …
-
Electro-Thermal Codesign in Liquid Cooled 3D ICs: Pushing the Power-Performance Limits
… systems is usually accompanied by increased chip power consumption and system temperature. Modern CPUs dissipate an average of 70-100W power while spatial and temporal power variations result in hotspots with even higher power density (up to 300W/cm^2). The coming years will continue to witness a …
-
Estimation-theoretic framework for robust and energy-efficient system design
… of embedded computing is lack of adequate power supply. Unlike the exponential growth in computing capability, the improvements in power sources have been lackluster. Technology scaling, driven by Moore's law, has produced smaller devices that can operate on lower supply voltages; but as a …
-
A Low-Power Design of Motion Estimation Blocks for Low Bit-Rate Wireless Video Communications
… for video communications. We propose a low-power design of a motion estimation block for a low bit-rate video codec standard H.263. Since the motion estimation is computationally intensive to result in large power consumption, a low-power design is essential for portable or mobile systems. …
-
Power-Performance Tradeoffs in Database Systems
… The results of extensive experiments show that power savings in the range of 11% to 22% can be achieved by equipping the DBMS with a simple query optimizer that selects query plans based on both estimated processing time and energy requirements. We advocate more research efforts be invested into …
-
Use of high-level design information for enabling automation of fine-grained power gating
Leakage power reduction through power gating requires considerable design and verification effort. Conventionally, extensive analysis is required for dividing a heterogeneous design into power domains and generating control signals for power switches because of the need to preserve design behavior. …
Page 1 of 4