Global ETD Search
Search theses and dissertations gathered from participating repositories worldwide. Every result links back to the library that holds it. No account is needed.
Results
Showing 1 to 5 of 5 for “"phase interpolator"”.
-
A spread-spectrum clock generator using phase interpolation for EMI reduction
… analog output signal of the DAC. Leveraging on a phase control architecture rather than a traditional PLL, the SSCG system is shown to reduce the spectral height a divided down clock spur up to 19.6dB. The SSCG is designed in TSMC's 65nm CMOS process. It takes in quadrature, differential clocks at …
-
Clock multiplication techniques for high-speed I/Os
… reference clock using classical analog phase-locked loops (PLLs) requires a large loop filter capacitor and power hungry oscillator. Digital PLLs can help reduce area but their jitter performance is severely degraded by quantization error. In this dissertation different clock …
-
Design and Implementation of Low Jitter Clock Generators in Communication and Aerospace System
… Firstly, a low jitter and wide range digital phase-locked loop (DPLL) operating 8 ~ 16 GHz is illustrated using a dual path digital loop filter (DLF). In order to mitigate the phase jitter in the phase detector (PD), we implement the separate loop filter and the output is not affected by the …
-
Design of energy efficient high speed I/O interfaces
The student, Mrunmay Vyankatesh Talegaonkar, accepted the attached license on 2016-03-11 at 14:21.
-
Energy-efficient wireline transceivers
… clock and data recovery circuit (CDR) using phase-rotating phase-locked loop (PRPLL) to conduct phase control so as to break several fundamental trade-offs in conventional receivers; (2) a 4-10.5Gb/s continuous-rate CDR with novel frequency acquisition scheme based on bang-bang phase detector …