Global ETD Search

Search theses and dissertations gathered from participating repositories worldwide. Every result links back to the library that holds it. No account is needed.

Results

Showing 1 to 20 of 26 for “"multi-core systems"”.

  1. Heterogeneous prioritization for network-on-chip based multi-core systems

    In chip multi-processor (CMP) systems, communication and memory access both play an important role in influencing the performance achievable by the system. The manner in which the network packets (on-chip cache requests/responses) and off-chip memory bound packets are handled, in multi-core

    colostate Repository record for Heterogeneous prioritization for network-on-chip based multi-core systems (opens in a new tab)

  2. Low-cost Methods for Error Detection in Multi-core Systems

    … to processor micro-architectures and memory systems. Many of the techniques used today were developed in a time when fault coverage was the primary optimization target; hardware, power, and performance costs were only secondary concerns. These priorities do not accurately reflect the needs of …

    duke Repository record for Low-cost Methods for Error Detection in Multi-core Systems (opens in a new tab)

  3. Efficient Virtual Cache Coherency for Multi-core Systems and Accelerators

    There is a paradigm shift from general-purpose cores to specialised hardware, which has vastly different programming models. It will be helpful if the existing programming model can be kept and new hardware can co-exist and cooperate with existing userspace software. A virtual cache coherence …

    cambridge Repository record for Efficient Virtual Cache Coherency for Multi-core Systems and Accelerators (opens in a new tab)

  4. Autonomic behavioural framework for structural parallelism over heterogeneous multi-core systems.

    … exploit the latest developments in heterogeneous multi-core/many-core architectures. Structural programming paradigms propose a viable solution for e ciently programming modern heterogeneous multi-core architectures equipped with one or more programmable Graphics Processing Units (GPUs). Applying …

    rgu Repository record for Autonomic behavioural framework for structural parallelism over heterogeneous multi-core systems. (opens in a new tab)

  5. EFFICIENT AGEING-AWARE TECHNIQUES FOR EMERGING LOW POWER MULTI-CORE SYSTEMS

    … this in two ways. Firstly, we consider a many-core system where applications arrive randomly with different behavioural patterns and use the Mean Time To Failure (MTTF) of the nodes to improve the lifetime. Secondly, we use dark nodes to alleviate the temperature and to improve the lifetime. …

    northampton Repository record for EFFICIENT AGEING-AWARE TECHNIQUES FOR EMERGING LOW POWER MULTI-CORE SYSTEMS (opens in a new tab)

  6. Predictable inter-core communication for strictly partitioned real-time multi-core systems

    … guidance suggests that more than one core in a multi-core chip for safety-critical avionics applications can be used only if all the inter-core interference channels have been bounded and accounted for. Researchers have proposed frameworks to partition and regulate access to shared …

    uiuc Repository record for Predictable inter-core communication for strictly partitioned real-time multi-core systems (opens in a new tab)

  7. ARCHITECTURE-AWARE HARD-REAL-TIME SCHEDULING ON MULTI-CORE ARCHITECTURES

    … have led to increase computational load on systems. The increasing computational load can be handled to some extent by scaling up processor frequencies. However, this approach has hit a frequency and power wall and the increasing awareness towards green computing discourages this solution. …

    siu-theses Repository record for ARCHITECTURE-AWARE HARD-REAL-TIME SCHEDULING ON MULTI-CORE ARCHITECTURES (opens in a new tab)

  8. An Investigation of I/O Strategies for MPI Workloads

    … improving application performance in parallel systems. Studies have been shown that I/O communication delay is the main reason for different behavior of I/O intensive applications with specific requirements for performance optimization. So, using common strategies, generally defined and …

    vt Repository record for An Investigation of I/O Strategies for MPI Workloads (opens in a new tab)

  9. High Performance Architecture using Speculative Threads and Dynamic Memory Management Hardware

    … to explore scalable architectures leading to multi-core systems with several hundreds of processing elements. In this dissertation, I address how the performance of modern processing systems can be improved, while attempting to reduce hardware complexity and energy consumptions. My research …

    unt Repository record for High Performance Architecture using Speculative Threads and Dynamic Memory Management Hardware (opens in a new tab)

  10. Boosting static timing analysis with programming and algorithmic approaches

    … model and algorithm to boost timing analysis. As multi-core systems have become common in modern electronics, how to fit timing analysis into the multithreading environment is a trending research topic. We explore this direction with a new task-based multithreading framework and demonstrate its …

    uiuc Repository record for Boosting static timing analysis with programming and algorithmic approaches (opens in a new tab)

  11. An optical data receiver for integrated photonic interconnects

    … are being pushed to their limits. In past single-core processors, the number of long global wires constituted only a small fraction of the total. However, with the emergence of multi-core systems, where each core must be able to communicate with each other as well as off-chip memory, global …

    mit Repository record for An optical data receiver for integrated photonic interconnects (opens in a new tab)

  12. f-DSM: An FPGA-Accelerated Distributed Shared Memory for Heterogeneous Instruction-Set-Architecture Hardware

    … relevance of Moore's Law, traditional multi-core systems are increasingly struggling to meet the computational demands of many emerging workloads. Heterogeneous computing, which involves exploiting higher degrees of parallelism (e.g., GPUs) and application-specific specialization (e.g., …

    vt Repository record for f-DSM: An FPGA-Accelerated Distributed Shared Memory for Heterogeneous Instruction-Set-Architecture Hardware (opens in a new tab)

  13. Prediction Models for Multi-dimensional Power-Performance Optimization on Many Cores

    Power has become a primary concern for HPC systems. Dynamic voltage and frequency scaling (DVFS) and dynamic concurrency throttling (DCT) are two software tools (or knobs) for reducing the dynamic power consumption of HPC systems. To date, few works have considered the synergistic integration of …

    vt Repository record for Prediction Models for Multi-dimensional Power-Performance Optimization on Many Cores (opens in a new tab)

  14. Parallel network protocol stacks using replication

    … demand good performance from networking systems. This includes high-bandwidth communication using protocols with sophisticated features such as ordering, reliability, and congestion control. Much of this protocol processing occurs in software, both on desktop systems and servers. …

    unm Repository record for Parallel network protocol stacks using replication (opens in a new tab)

  15. Improving programmability and performance for scientific applications

    … solver using a novel coupling technique for multi-time scale methods for discrete finite element domains. We exploit domain semantics using a high-level dynamic runtime scheme to reorder and balance workloads to greatly improve runtime performance. The framework presented automatically …

    purdue-thes Repository record for Improving programmability and performance for scientific applications (opens in a new tab)

  16. Reducing memory persistency overheads with transparent out-of-place updates

    … new challenges since applications running on NVM systems require data persistence guarantees with respect to system crashes. To address this problem, many crash-consistency techniques, including logging and shadow paging, have been proposed. However, existing solutions can suffer from significant …

    uiuc Repository record for Reducing memory persistency overheads with transparent out-of-place updates (opens in a new tab)

  17. Predictive power management for multi-core processors

    Energy consumption by computing systems is rapidly increasing due to the growth of data centers and pervasive computing. In 2006 data center energy usage in the United States reached 61 billion kilowatt-hours (KWh) at an annual cost of 4.5 billion USD [Pl08]. It is projected to reach 100 billion …

    texas Repository record for Predictive power management for multi-core processors (opens in a new tab)

  18. Fairness and Approximation in Multi-version Transactional Memory.

    Shared memory multi-core systems bene_x000C_t from transactional memory implementations due to the inherent avoidance of deadlocks and progress guarantees. In this research, we examine how the system performance is a_x000B_ected by transaction fairness in scheduling and by the precision in …

    lsu-thes Repository record for Fairness and Approximation in Multi-version Transactional Memory. (opens in a new tab)

  19. In-Memory Computing Architecture for Deep Learning Acceleration

    … the memory and computing requirement, multi-core systems that make intensive use of accelerators become the future of computing. Such novel computing systems incurs new challenges including architectural support for model training in the accelerators, large cache demands for multi-core

    duke Repository record for In-Memory Computing Architecture for Deep Learning Acceleration (opens in a new tab)

Page 1 of 2