Global ETD Search

Search theses and dissertations gathered from participating repositories worldwide. Every result links back to the library that holds it. No account is needed.

Results

Showing 1 to 9 of 9 for “"memory wall"”.

  1. Exploration of Beyond von Neumann Computing to solve the Memory-Wall issue

    L'abstract è presente nell'allegato / the abstract is in the attachment

    poli-torino Repository record for Exploration of Beyond von Neumann Computing to solve the Memory-Wall issue (opens in a new tab)

  2. Improving the performance of parallel scientific applications using cache injection

    … is dependent on: the ratio of processor speed to memory speed, the cache injection policy, and the application's communication characteristics. Cache injection addresses the memory wall for I/O by writing data into a processor's cache directly from the I/O bus. This technique, unlike data …

    unm Repository record for Improving the performance of parallel scientific applications using cache injection (opens in a new tab)

  3. A Full System Co-Simulation Platform for Evaluating Edge Machine Learning Inference Using Compute-in-Memory

    … machine learning (ML) inference using compute-in-memory (CIM). CIM architectures aim to reduce data movement overhead by performing matrix operations in memory, but end-to-end benefits depend on system-level integration costs that are difficult to assess with isolated hardware models alone. To …

    chapman Repository record for A Full System Co-Simulation Platform for Evaluating Edge Machine Learning Inference Using Compute-in-Memory (opens in a new tab)

  4. Integrated Sensing and Computing Architectures Enabling Smart Vision Sensors

    … the critical challenge of the "power and memory wall" in intelligent Internet of Things vision systems. Conventional architectures, which transmit raw data from sensors to cloud processors, are inefficient and create significant bottlenecks in power, latency, and bandwidth. This research …

    uic

  5. Characterization of FPGA-based High Performance Computers

    … of CPU cores per processor exacerbate the memory wall, hybrid core computing, utilizing CPUs augmented with FPGAs and/or GPUs holds the promise of addressing high-performance computing demands, particularly with respect to performance, power and productivity. While traditional approaches to …

    vt Repository record for Characterization of FPGA-based High Performance Computers (opens in a new tab)

  6. Protonic All-Solid-State Electrochemical Device as an Artificial Synapse for CMOS-Compatible Neuromorphic Computing

    … and data storage units results in ‘memory wall bottleneck’, leading to high energy consumption.[2] In contrast, a human brain is energy efficient because it fuses computing and storage functionalities at the same place. Inspired by the human brain, neuromorphic computing using …

    mit Repository record for Protonic All-Solid-State Electrochemical Device as an Artificial Synapse for CMOS-Compatible Neuromorphic Computing (opens in a new tab)

  7. Lab-to-Fab Monolithic 3D Integrated Carbon Nanotube Transistors: Scaling and Reliability

    … moving data between compute and off-chip memory, which are often physically separate with limited connectivity. This is termed the “memory wall”. A promising solution to this problem is monolithic 3D integration, in which layers of compute and memory are designed and integrated together …

    mit Repository record for Lab-to-Fab Monolithic 3D Integrated Carbon Nanotube Transistors: Scaling and Reliability (opens in a new tab)

  8. Domain-specific accelerators using optically-addressed phase change memory

    … and energy efficiency, largely due to the memory wall problem and the limitations of complementary metal-oxide-semiconductor (CMOS) technology scaling. As a result, electronic devices are increasingly unable to meet the growing computational demands, necessitating the exploration of …

    bu Repository record for Domain-specific accelerators using optically-addressed phase change memory (opens in a new tab)

  9. Infrastructure to enable and exploit GPU orchestrated high-throughput storage access

    Submission original under an indefinite embargo labeled 'Open Access'. The submission was exported from vireo on 2022-11-15 without embargo terms

    uiuc Repository record for Infrastructure to enable and exploit GPU orchestrated high-throughput storage access (opens in a new tab)