Global ETD Search

Temperature and Interconnect Aware Unified Physical and High Level Synthesis

Krishnan, VyasDigital Commons @ University of South Florida2008

… development of unified physical and high-level synthesis techniques for the design of ASICs with optimal chip temperatures and interconnect delays. Thermal issues are becoming a serious problem in high-performance VLSI circuits, adversely impacting performance, reliability, power consumption, …

usf Repository record for Temperature and Interconnect Aware Unified Physical and High Level Synthesis (opens in a new tab)