Global ETD Search

Temperature and Interconnect Aware Unified Physical and High Level Synthesis

Krishnan, VyasDigital Commons @ University of South Florida2008

… CMOS integrated circuits has created significant design challenges arising from increasing power densities, thermal concerns, and rising wire delays. The main contribution of this dissertation is the development of unified physical and high-level synthesis techniques for the design of ASICs with …

usf Repository record for Temperature and Interconnect Aware Unified Physical and High Level Synthesis (opens in a new tab)