Global ETD Search

Search theses and dissertations gathered from participating repositories worldwide. Every result links back to the library that holds it. No account is needed.

Results

Showing 1 to 12 of 12 for “"hardware synthesis"”.

  1. The Hgen hardware synthesis system

    Thesis (S.B. and M.Eng.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 1999.

    mit Repository record for The Hgen hardware synthesis system (opens in a new tab)

  2. Performance optimising hardware synthesis of shared objects

    This thesis deals with the performance optimising hardware synthesis of shared objects. Shared objects are monitor-like data structures which comprise data and operations on that data, and which provide built-in synchronisation capabilities that enable to invoke the operations provided by a shared …

    oldenburg Repository record for Performance optimising hardware synthesis of shared objects (opens in a new tab)

  3. Hardware Synthesis of Synchronous Data Flow Models

    … techniques including both software and hardware.</p> <p>This thesis presents a technique for generating an abstract hardware representation from SDF models. The techniques presented here operate on SDF models defined structurally within the Ptolemy modeling environment. The behavior of …

    byu Repository record for Hardware Synthesis of Synchronous Data Flow Models (opens in a new tab)

  4. A performance driven approach for hardware synthesis of guarded atomic actions

    Hardware designers are facing new challenges in the design of complex ASIC's and processors as their sizes approach up to 100 million logic gates. We believe no adequate solution exists that allows designers to specify hardware which takes full advantage of the available resources in these devices. …

    mit Repository record for A performance driven approach for hardware synthesis of guarded atomic actions (opens in a new tab)

  5. Optimization and Verification Techniques for Hardware Synthesis from Concurrent Action-Oriented Specifications

    … and verification associated with a novel hardware design methodology based on high-level synthesis using action-oriented specifications. High-level synthesis of hardware designs is the process of automatically converting high-level behavioral specifications of designs into their …

    vt Repository record for Optimization and Verification Techniques for Hardware Synthesis from Concurrent Action-Oriented Specifications (opens in a new tab)

  6. SdrLift: A Domain-Specific Intermediate Hardware Synthesis Framework for Prototyping Software-Defined Radios

    … learning curve, provide low productivity for hardware designers and lack readily available open-source library support for fundamental designs, and consequently limit the design to only hardware experts. These limitations have led to the adoption of High-Level Synthesis (HLS) tools that raise …

    cape-town Repository record for SdrLift: A Domain-Specific Intermediate Hardware Synthesis Framework for Prototyping Software-Defined Radios (opens in a new tab)

  7. An FPGA implementation of multicore, multithreaded powerPC processors with memory subsystem using Bluespec

    … was done in Bluespec System Verilog hardware synthesis language for placement on FPGA. Furthermore, this document analyzes the main tradeoffs and major challenges involved in building and integrating such a system.

    mit Repository record for An FPGA implementation of multicore, multithreaded powerPC processors with memory subsystem using Bluespec (opens in a new tab)

  8. A framework for synthesis from VHDL

    … describes the design and implementation of a hardware synthesis system based on design descriptions provided in VHDL. Several aspects of the synthesis problem are examined. These include the design of an internal format to represent multiple levels of design information, algorithms for …

    vt Repository record for A framework for synthesis from VHDL (opens in a new tab)

  9. Synthesis of multi-cycle circuits from guarded atomic actions

    … a high-level design methodology and allow the synthesis tool to generate the design that matches design requirements. This approach hinges on the ability of the tool to be able to generate satisfactory RTL from the high-level description, an ability which often cannot be tested until late in …

    mit Repository record for Synthesis of multi-cycle circuits from guarded atomic actions (opens in a new tab)

  10. A verified compiler for Handel-C

    … Gate Array (FPGA) technology has made the synthesis of Hardware Description Language (HDL) programs into FPGAs a very attractive topic for research. In particular, the correctness in the synthesis of an FPGA programming file from a source HDL program has gained significant relevance in the …

    whiterose Repository record for A verified compiler for Handel-C (opens in a new tab)

  11. FPGA-based programmable embedded platform for image processing applications

    … in these application use cases crave adaptable hardware architectures that can process dynamic data workloads and be easily programmed to achieve ecient solutions in terms of area, time and power.<br/><br/>FPGA-based development needs iterative design cycles, hardware synthesis and …

    qu-belfast Repository record for FPGA-based programmable embedded platform for image processing applications (opens in a new tab)