Global ETD Search

Search theses and dissertations gathered from participating repositories worldwide. Every result links back to the library that holds it. No account is needed.

Results

Showing 1 to 13 of 13 for “"hardware efficiency"”.

  1. Knowledge Distillation in DMRS CHEST ML to Optimize Radio Performance and Hardware Efficiency

    … transfer process while assessing computational efficiency through training duration measurements to provide a holistic view of each method's practical feasibility. The results demonstrate that KD enables the student model to achieve performance comparable to the teacher, while significantly …

    helsinki Repository record for Knowledge Distillation in DMRS CHEST ML to Optimize Radio Performance and Hardware Efficiency (opens in a new tab)

  2. Efficiency of Logic Minimization Techniques for Cryptographic Hardware Implementation

    … count are extensively used in estimating their hardware quality. Specialized logic minimization tools have been built to make use of gate count as the primary optimization cost function. The first part of this thesis aims to investigate the effectiveness of such logical metrics in predicting …

    vt Repository record for Efficiency of Logic Minimization Techniques for Cryptographic Hardware Implementation (opens in a new tab)

  3. An energy-efficient hardware system for robust and reliable heart rate monitoring

    … the accuracy of the monitoring algorithm or the efficiency of the underlying hardware. This thesis proposes a robust and reliable heart rate monitoring system (RRHMS), in which both algorithm accuracy and hardware efficiency are considered. As a result, algorithmic optimizations are exploited to …

    uiuc Repository record for An energy-efficient hardware system for robust and reliable heart rate monitoring (opens in a new tab)

  4. FPGA based Uniform Channelizer Implementation

    … in order to achieve a better performance and hardware efficiency.

    maynooth Repository record for FPGA based Uniform Channelizer Implementation (opens in a new tab)

  5. Algorithm–Hardware Co-Design Of Digital Compute-In-Memory Architecture Supporting Flexible And Temporal N:M Sparsity

    … and computation. This has motivated algorithm–hardware co-design approaches for efficient inference, with structured N:M sparsity emerging as a promising method to reduce overhead. However, fixed sparsity configurations across layers and decoding steps can limit model expressivity and degrade …

    gatech Repository record for Algorithm–Hardware Co-Design Of Digital Compute-In-Memory Architecture Supporting Flexible And Temporal N:M Sparsity (opens in a new tab)

  6. Globally Synchronized Frames for guaranteed Quality-of-Service in shared memory systems

    … (VC) router without significantly increasing the hardware complexity. We then present an extended version of GSF framework to provide end-to-end QoS for cache-coherent shared memory systems, which is called GSF memory system (GSFM). GSFM employs a single unified framework to manage multiple …

    mit Repository record for Globally Synchronized Frames for guaranteed Quality-of-Service in shared memory systems (opens in a new tab)

  7. Digital Pre-Distortion: The Implementation, Minimisation, & Estimation

    Improving the energy efficiency of cellular communication networks is necessary for future green and sustainable wireless communications. The advent of Fifth Generation (5G) communications has introduced new communication scenarios which have augmented this issue; large scale networks of small cell …

    maynooth Repository record for Digital Pre-Distortion: The Implementation, Minimisation, & Estimation (opens in a new tab)

  8. Hardware software co-design of machine learning accelerators using univariate functions

    As neural networks grow in complexity, efficient hardware-software co-design is crucial for balancing performance and resource constraints, especially for edge devices and FPGA accelerators. This thesis investigates optimization techniques for hardware-awaretraining and model compression using …

    umn Repository record for Hardware software co-design of machine learning accelerators using univariate functions (opens in a new tab)

  9. Full Bridge LLC Converter Secondary Architecture Study for Photovoltaic Application

    … proceeding to performance comparison. Circuit efficiency analysis is conducted on the main power stage and the key components with frequency consideration. The hardware circuit achieved the designed function while the overall hardware efficiency result agrees with analysis. In the …

    vt Repository record for Full Bridge LLC Converter Secondary Architecture Study for Photovoltaic Application (opens in a new tab)

  10. Squirrel

    Despite significant advances in hardware efficiency, data centers continue increasing their electricity consumption due to rising application demand. Consequently, data center carbon emissions grow. In addition to energy-saving mechanisms, increasing progress in carbon-aware software is necessary …

    potsdam-thes Repository record for Squirrel (opens in a new tab)

  11. Learning Neural Network Architecture from Data: NAS and Dynamic Networks

    … problems yet to be solved. On one hand, the efficiency and effectiveness of NAS cannot be guaranteed at the same time, because of the inaccurate architecture ratings caused by the large search space. On the other hand, for dynamic networks, dynamic sparse patterns on convolutional filters in …

    uts Repository record for Learning Neural Network Architecture from Data: NAS and Dynamic Networks (opens in a new tab)

  12. Reconfigurable and Interference-Tolerant Receivers for Next Generation Wireless Systems

    … the sub-7 GHz spectrum, offers significant hardware efficiency for 5G systems. However, addressing strong interferers in this wide and congested spectrum remains a major design challenge. N-path filters offer a promising solution for efficiently suppressing interference, thanks to their …

    mit Repository record for Reconfigurable and Interference-Tolerant Receivers for Next Generation Wireless Systems (opens in a new tab)

  13. Decentralized Baseband Processing for Massive MU-MIMO Systems

    Achieving high spectral efficiency in realistic massive multi-user (MU) multiple-input multiple-output (MIMO) wireless systems requires computationally-complex algorithms for data detection in the uplink (users transmit to base-station) and beamforming in the downlink (base-station transmits to …

    rice Repository record for Decentralized Baseband Processing for Massive MU-MIMO Systems (opens in a new tab)