Global ETD Search
Search theses and dissertations gathered from participating repositories worldwide. Every result links back to the library that holds it. No account is needed.
Results
Showing 1 to 8 of 8 for “"gem5"”.
-
Creating a PCI express interconnect in the gem5 simulator
… Interconnect) Express interconnect in the gem5 architecture simulator. The interconnect was designed with the goal of aiding accurate modeling of PCI Express-based devices in gem5 in the future. The PCI Express interconnect that was created consisted of a root complex, PCI Express switch, …
-
Parallel code-specific CPU simulation with dynamic phase convergence modeling for HW/SW co-design
… CPU profiling support for both Sniper and gem5 using parallelized dynamic steady state phase convergence modeling, providing automatic annotation of energy and performance within source code. 2. Provides an automated C to SystemC TLM 2.0 code generation flow that utilizes the back-annotated …
-
Oreo: Protecting ASLR Against Microarchitectural Attacks
… our design on Linux using the hardware simulator gem5.
-
Efficient Virtual Cache Coherency for Multi-core Systems and Accelerators
… mode, more than 100x the performance of gem5 in a similar mode of operation. For non-cycle-level fast-forward execution, R2VM can achieve >400 MIPS per thread. This is significantly faster than gem5’s 3 MIPS fast-forward execution, and even better than emulators that exploit dynamic …
-
Vector Instruction Set Extensions for Efficient and Reliable Computation of Keccak
… of many modern processors. Simulation results on GEM5 architectural simulator show that the proposed instructions not only improves the performance of Keccak applications by 2 times (over NEON programming) and 6 times (over assembly programming), but also improves the reliability of applications …
-
Algorithms and Frameworks for Accelerating Security Applications on HPC Platforms
… of time-driven cache attacks and utilize the GEM5 platform to emulate the configurable cache.
-
Re-examining dual path processing
Submission original under an indefinite embargo labeled 'Open Access'. The submission was exported from vireo on 2022-11-11 without embargo terms
-
Dataset for Machine Learning Based Cache Timing Attacks and Mitigation
Cache side-channel attacks have evolved alongside increasingly complex microprocessor architectural designs. The attacks and their prevention mechanisms, such as cache partitioning, OS kernel isolation, and various hardware/operating system enhancements, have similarly progressed. Nonetheless, …