Global ETD Search
Search theses and dissertations gathered from participating repositories worldwide. Every result links back to the library that holds it. No account is needed.
Results
Showing 1 to 12 of 12 for “"error resiliency"”.
-
Relyzer+: An open source tool for application-level soft error resiliency analysis
This Thesis was approved for publication on 2018-07-17 at 17:22.
-
Optimal power/performance pipelining for error resilient processors
… constraints of a processor to a point where errors are possible but rare, and employing an error recovery mechanism to ensure correct functionality. This allows significant energy efficiency gains with a small recovery overhead. Previous work on timing speculation has either explored the …
-
Efficient delivery of scalable media streaming over lossy networks
… restricted shared bandwidth and relatively high error loss rates, thus presenting a challenge for the efficient delivery of high quality video. Additionally, mobile devices can support/demand a range of video resolutions and qualities. This demand for mobile streaming highlights the need for …
-
CloudVal: a framework for failure validation of virtualization environment in cloud infrastructure
… is not feasible. In order to confidently weigh error resiliency of virtualization systems, more comprehensive studies are required.We believe, however, that the fault injection approach and the fault models proposed in this thesis are a good starting point towards designing and implementing a …
-
Estimation-theoretic framework for robust and energy-efficient system design
… reduce power consumption and efficiently address error resiliency. Conventional approaches to error resiliency using redundant computations have incurred the associated overheads of power and silicon area. Traditional power reduction techniques scale supply voltage or clock frequency to adapt to …
-
Overcoming nanoscale variations through statistical error compensation
… overcome processing non-idealities. Statistical error compensation (SEC) is a class of system-level, communication-inspired techniques for designing energy efficient and robust systems. In this thesis, stochastic sensor network on chip (SSNOC), a known SEC technique, is applied to a computational …
-
Algorithm-circuit co-design for detecting symptomatic patterns in biological signals
… power and clock gating are utilized along with error resiliency at algorithm level to implement these algorithms in TSMC $65$nm bulk-Si technology. Furthermore, the methodology is extended to develop a generic pattern detection system, which could be used for health monitoring. The wavelet …
-
Reliable spin-based computing systems
… them to operate at worst case delay (and low error-rate), thereby completely offsetting the energy-delay benefits of spin devices and making them non-competitive against CMOS. In this thesis, we show that, by exploiting inherent device characteristics and architectural-level techniques, it is …
-
High performance and error resilient probabilistic inference system for machine learning
… system for QVGA stereo videos. Next, we consider error resilience of the message passing hardware for energy efficient hardware implementation. Modern nanoscale CMOS process technologies suffer in reliability caused by process, temperature and voltage variations. Conventional approaches to deal …
-
Statistical error compensation for robust digital signal processing and machine learning
… are inherently probabilistic and robust to errors, statistical error compensation (SEC) techniques can play a significant role in achieving robust and energy-efficient implementation of these important kernels. SEC embraces the statistical nature of errors and utilizes statistical and …
-
Stochastic computation for energy-efficient robust ultra-low-power platforms
… achievable energy Emin at the conventional (error-free) MEOP, along with 380x to 850x increase in pre-correction error rate (pe) handling capability, are demonstrated in the presence of voltage and process variations. A stochastic computing-based biomedical processing IC is designed at the …
-
Design of robust ultra-low power platform for in-silicon machine learning
… this dissertation proposes to employ statistical error compensation (SEC) as an effective error compensation technique. This dissertation makes a contribution to the portfolio of SEC by proposing embedded algorithmic noise tolerance (E-ANT) for low overhead error compensation. E-ANT operates by …