Global ETD Search

Search theses and dissertations gathered from participating repositories worldwide. Every result links back to the library that holds it. No account is needed.

Results

Showing 1 to 8 of 8 for “"crossbar switch"”.

  1. Network coding for speedup in switches

    … it is known that linear network coding in a crossbar switch can sustain traffic patterns that cannot be served if network coding were not allowed. Thus, network coding leads to a larger rate region in a multicast crossbar switch. This thesis quantities the gain in rate region in a multicast …

    mit Repository record for Network coding for speedup in switches (opens in a new tab)

  2. Design of the interconnection network for the EARTH system

    … network consists of a hierarchy of 4 x 4 crossbar switches, and a network interface on each EARTH processor node. The interconnection network is capable of transferring multiple messages simultaneously between nodes. The interconnection network also supports random routing that allows the …

    concordia Repository record for Design of the interconnection network for the EARTH system (opens in a new tab)

  3. A Universal Heterostructure for Photonic Integrated Circuit Applications

    … circuits are investigated using an optical 2 x 2 crossbar switch as a case study. The optical characteristics of slab waveguides are investigated as candidate "universal" structures. Different core profiles, core sizes, and cladding arrangements are considered. A reverse-biased laser …

    uiuc Repository record for A Universal Heterostructure for Photonic Integrated Circuit Applications (opens in a new tab)

  4. Communication Synthesis for MIMO Decoder Matrices

    … the memory structure uses an optimized form of a crossbar switch with predefined routing paths supporting any combination of input/output pairs needed by the algorithm. A goal at the start of the design was to achieve a clock speed of over 100 MHz; a clock speed of 183 MHz has been achieved. This …

    vt Repository record for Communication Synthesis for MIMO Decoder Matrices (opens in a new tab)

  5. Contribución al estudio y desarrollo de arquitecturas para interconexionado óptico de señales y reconocimiento de imágenes

    … de- monstrate the ability of Optics to perform switching and computing tasks, traditio- nally carried out by their Electronics counterparts. The ¯rst set of arrangements involve Fourier-type Computer Generated Holograms and di®erent kinds of Liquid- Crystal Spatial Light Modulators, to create …

    upm Repository record for Contribución al estudio y desarrollo de arquitecturas para interconexionado óptico de señales y reconocimiento de imágenes (opens in a new tab)

  6. Design and stability analysis of high performance packet switches

    … technology, high-performance packet switches are required to resolve contentions in a fast manner to satisfy the demand for high throughput and high speed rates. Combined input-crosspoint buffered (CICB) switches are an alternative to input-buffered (IB) packet switches to provide …

    njit Repository record for Design and stability analysis of high performance packet switches (opens in a new tab)

  7. Low-swing signaling for energy efficient on-chip networks

    … an ideal interconnection fabric. A low-swing crossbar switch, which is based on tri-state Reduced-Swing Drivers (RSDs), is presented for the first project. Measurement results of its test chip fabricated in 45nm SOI CMOS show that the tri-state RSD-based crossbar enables 55% power savings as …

    mit Repository record for Low-swing signaling for energy efficient on-chip networks (opens in a new tab)

  8. Balancing Performance, Area, and Power in an On-Chip Network

    Several trends can be observed in modern microprocessor design. Architectures have become increasingly complex while design time continues to dwindle. As feature sizes shrink, wire resistance and delay increase, limiting architects from scaling designs centered around a single thread of execution. …

    vt Repository record for Balancing Performance, Area, and Power in an On-Chip Network (opens in a new tab)