Global ETD Search

Search theses and dissertations gathered from participating repositories worldwide. Every result links back to the library that holds it. No account is needed.

Results

Showing 1 to 17 of 17 for “"clock recovery"”.

  1. A delay-locked loop for clock recovery and data synchronization

    Thesis (M.S.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 1990.

    mit Repository record for A delay-locked loop for clock recovery and data synchronization (opens in a new tab)

  2. A noise-gated PLL for clock recovery in a free-space laser communication system

    … I developed a phase-locked loop system for data clock recovery in a free-space laser communication application. The clock recovery unit is designed to operate at extremely low optical received power, tolerate a fading channel, and also account for Doppler effects. I explored the feasibility of …

    mit Repository record for A noise-gated PLL for clock recovery in a free-space laser communication system (opens in a new tab)

  3. All-optical clock recovery using a mode-locked fiber figure-eight laser with a semiconductor nonlinearity

    Thesis (Ph. D.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 1996.

    mit Repository record for All-optical clock recovery using a mode-locked fiber figure-eight laser with a semiconductor nonlinearity (opens in a new tab)

  4. CMOS Receiver Design for Optical Communications over the Data-Rate of 20 Gb/s

    … is presented, and a new architecture for clock recovery is proposed for 50% higher clock rate. The TIA is based on a gm-boosted common-gate amplifier. The input-resistance is reduced by modifying a transistor at input stage to be diode-connected, and therefore lowers R-C time constant at …

    vt Repository record for CMOS Receiver Design for Optical Communications over the Data-Rate of 20 Gb/s (opens in a new tab)

  5. The design and implementation of a new wide-range frequency detector

    … a wide range frequency detector for use in clock recovery and data retiming applications. The new detector works in conjunction with the existing "mid-range" frequency detector to accurately lock the VCO to the incoming data rate. The new detector consists of two halves: one to detect when …

    mit Repository record for The design and implementation of a new wide-range frequency detector (opens in a new tab)

  6. All-semiconductor High Power Mode-locked Laser System

    … Dynamics of all-optical timing synchronization (clock recovery) using multi-section gain-coupled distributed-feedback (MS-GC DFB) lasers are discussed. A record speed of 180-GHz timing synchronization has been demonstrated using this device. An all-optical carrier synchronization (phase and …

    ucf

  7. Scalable fault tolerance for high-performance streaming dataflow

    … systems either come with long downtimes during recovery, or fail to scale to large deployments due to the overhead of global coordination. For example, in the failure of a single dataflow node, existing lineage-based techniques take a long time to recompute all lost and downstream state, while …

    mit Repository record for Scalable fault tolerance for high-performance streaming dataflow (opens in a new tab)

  8. The impact of WH/TS codes in implementing incoherent OCDMA system

    … A receiver that incorporates an all-optical clock recovery (AOCR) for synchronisation in incoherent OCDMA systems was developed and demonstrated. The all-optically recovered clock signal was then used to drive optical "time gate" to control a switching window ("a time gate"). This is to pass …

    strathclyde Repository record for The impact of WH/TS codes in implementing incoherent OCDMA system (opens in a new tab)

  9. Multi- Gigabit Patch Antenna Wireless Links: An Experimental Investigation.

    … A phase locked loop based carrier and clock recovery circuit was implemented to enable autonomous demodulation and data analysis over the target distance of 60 metres. The complete system was then evaluated in terms of data throughput. By combining the bandwidth capability of each …

    essex Repository record for Multi- Gigabit Patch Antenna Wireless Links: An Experimental Investigation. (opens in a new tab)

  10. Fractionally spaced equalization for high-speed links

    … links enter the multi-Gb/s era, equalization and clock recovery designs become much more challenging. For conventional links, these two loops are separate with different performance metrics, resulting in sub-optimal performance. Fractionally spaced equalization (FSE) inherently unifies these two …

    mit Repository record for Fractionally spaced equalization for high-speed links (opens in a new tab)

  11. Radio frequency and terahertz signals generated by passively mode-locked semiconductor lasers

    … such as radio-over-fibre, or all-optical clock extraction. Terahertz signals are the focus of many research bodies nowadays, due to their interaction with matter. They have potential applications in areas like: industry, pharmacy, security (military), telecommunication and medicine. With …

    dcu Repository record for Radio frequency and terahertz signals generated by passively mode-locked semiconductor lasers (opens in a new tab)

  12. All optical networking beyond 10 Gbits/s OTDM networks based on electro-optic modulators and fibre ring lasers

    … including favoured techniques for high speed clock recovery. Theoretical treatments of the performance of Mach Zehnder and electroabsorption modulators support the design criteria that are established for the construction of simple optical time division multiplexed systems. Having established …

    aston Repository record for All optical networking beyond 10 Gbits/s OTDM networks based on electro-optic modulators and fibre ring lasers (opens in a new tab)

  13. Design of a phase locked loop based clocking circuit for high speed serial link applications

    … over the same old ''lossy'' channels, the clock-frequencies need to scale accordingly and clever I/O links need to be developed. The most crucial component of any high-speed I/O link is the clocking circuitry: clock generator at the transmit (TX) end and clock-recovery unit on the receive …

    uiuc Repository record for Design of a phase locked loop based clocking circuit for high speed serial link applications (opens in a new tab)

  14. Exploiting quasiperiodic electromagnetic radiation using software-defined radio

    … targets by fitting likely harmonics of emanating clock signals to a model. Video signals contain blanking intervals that create characteristic periodicities; cepstral features can be used to eliminate false positives, and provide improved performance over autocorrelation as a method of recovering …

    cambridge Repository record for Exploiting quasiperiodic electromagnetic radiation using software-defined radio (opens in a new tab)

  15. System-Aware Design of Energy-Efficient High-Speed I/O Links

    … consist of a transmit driver, PLL, equalizer, clock recovery unit and comparator, primarily implemented with mixed-signal components, to achieve the desired BER without forward error correction (FEC). More recently, analog-to-digital converter (ADC) based receivers have gained acceptance owing …

    uiuc Repository record for System-Aware Design of Energy-Efficient High-Speed I/O Links (opens in a new tab)

  16. Analysis of Photonic Structures for Optical Networks

    … Additionally, a theoretical study for optical clock recovery using the Optical Programmable Logic Cell (OPLC) has been proposed. Finally, all optical 2R-regeneration based on the integration of semiconductor optical amplifiers and electroabsorbers in a single waveguide is experimentally …

    upm Repository record for Analysis of Photonic Structures for Optical Networks (opens in a new tab)