Global ETD Search
Search theses and dissertations gathered from participating repositories worldwide. Every result links back to the library that holds it. No account is needed.
Results
Showing 1 to 1 of 1 for “"clock generator, sub-sampling"”.
-
Systems and circuits for broadband contactless and wireline transceivers
… in the receiver. A novel dual-edge-tracking clock and data recovery loop (DE-CDR) is introduced to retrieve the clock from the received 3-level data stream featuring a fast phase-locking loop (PLL) and a slow delay-locking loop (DLL). The transceiver operates at a DisplayPort rate of 5.2 Gb/s …