Global ETD Search

Search theses and dissertations gathered from participating repositories worldwide. Every result links back to the library that holds it. No account is needed.

Results

Showing 1 to 11 of 11 for “"cache partitioning"”.

  1. Fenrir: Practical Algorithms for Cache Partitioning

    Caches are ubiquitous systems that support the modern web. They are crucial to cope with delays, bandwidth and high energy use of accessing ever-growing data from backend databases. Today, almost every web access passes through some level of cache, starting with the browser cache found within the …

    reykjavik Repository record for Fenrir: Practical Algorithms for Cache Partitioning (opens in a new tab)

  2. Analytical cache models with applications to cache partitioning in time-shared systems

    Thesis (S.M.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 2001.

    mit Repository record for Analytical cache models with applications to cache partitioning in time-shared systems (opens in a new tab)

  3. Using Locality and Interleaving Information to Improve Shared Cache Performance

    The cache interference is found to play a critical role in optimizing cache allocation among concurrent threads for shared cache. Conventional LRU policy usually works well for low interference workloads, while high cache interference among threads demands explicit allocation regulation, such as …

    maryland Repository record for Using Locality and Interleaving Information to Improve Shared Cache Performance (opens in a new tab)

  4. Tunable WCET for hard real-time multicore system

    … we also propose novel shared bus arbitration and cache partitioning methods called harmonic round-robin bus scheduling and two-level cache partitioning. We present a mixed integer linear programming (MILP) formulation as the solution to the optimization problem of tunable WCETs. Our experimental …

    uiuc Repository record for Tunable WCET for hard real-time multicore system (opens in a new tab)

  5. Operating System Management of Shared Caches on Multicore Processors

    … systems should manage the on-chip shared caches of multicore processors for the purposes of achieving performance gains. Consequently, this dissertation demonstrates how the operating system can profitably manage these shared caches. Two shared-cache management principles are investigated: …

    toronto-retro Repository record for Operating System Management of Shared Caches on Multicore Processors (opens in a new tab)

  6. Dataset for Machine Learning Based Cache Timing Attacks and Mitigation

    Cache side-channel attacks have evolved alongside increasingly complex microprocessor architectural designs. The attacks and their prevention mechanisms, such as cache partitioning, OS kernel isolation, and various hardware/operating system enhancements, have similarly progressed. Nonetheless, …

    vt Repository record for Dataset for Machine Learning Based Cache Timing Attacks and Mitigation (opens in a new tab)

  7. A hardware and software architecture for efficient datacenters

    … of applications. First, Ubik is a dynamic cache partitioning technique that allows latency-critical and batch applications to safely share the last-level cache, maximizing batch throughput while providing latency guarantees for latency-critical applications. Ubik accurately predicts the …

    mit Repository record for A hardware and software architecture for efficient datacenters (opens in a new tab)

  8. Software-assisted cache mechanisms for embedded systems

    Embedded systems are increasingly using on-chip caches as part of their on-chip memory system. This thesis presents cache mechanisms to improve cache performance and provide opportunities to improve data availability that can lead to more predictable cache performance. The first cache mechanism …

    mit Repository record for Software-assisted cache mechanisms for embedded systems (opens in a new tab)

  9. Toward time-predictable execution of multi-task real-time systems

    … but also other supportive components such as cache memory, network on chip (NoC), memory controllers. These three components are designed to improve the system computational throughput through either bringing data closer to the processors (e.g cache memory) or maximizing concurrency in moving …

    uiuc Repository record for Toward time-predictable execution of multi-task real-time systems (opens in a new tab)

  10. Design and analysis of spatially-partitioned shared caches

    … CMPs devote more than half their area to on-chip caches. Moreover, these costs are increasing as CMPs scale to larger core counts. Processors rely on the on-chip caches to limit data movement, but CMP cache design is challenging. For efficiency reasons, most cache capacity is shared among cores …

    mit Repository record for Design and analysis of spatially-partitioned shared caches (opens in a new tab)