Global ETD Search

Search theses and dissertations gathered from participating repositories worldwide. Every result links back to the library that holds it. No account is needed.

Results

Showing 1 to 9 of 9 for “"Viterbi decoder"”.

  1. An analog Viterbi decoder

    Thesis (M.S.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 1977.

    mit Repository record for An analog Viterbi decoder (opens in a new tab)

  2. On a Viterbi decoder design for low power dissipation

    … and recently in digital wireless communications. Viterbi decoders are used to decode convolutional codes. Viterbi decoders employed in digital wireless communications are complex and dissipate large power. With the proliferation of battery powered devices such as cellular phones and laptop …

    vt Repository record for On a Viterbi decoder design for low power dissipation (opens in a new tab)

  3. Low-power discrete Fourier transform and soft-decision Viterbi decoder for OFDM receivers

    … demodulator and the subsequent soft-decision Viterbi decoder without any quantization involved. In this way, we claim that redundant system complexity caused by the quantization process is eliminated, thus gives better power efficiency in wireless communication systems, especially for …

    gatech Repository record for Low-power discrete Fourier transform and soft-decision Viterbi decoder for OFDM receivers (opens in a new tab)

  4. A hardware implementation of a Viterbi decoder for a (3,2/3) TCM code

    The report details the design of a dedicated Viterbi decoder chip set for an Ungerboek (3,2/3) Trellis Coded Modulation code. It was the specific intention of the thesis to design a system that could be implemented on standard Field Programmable Gate Arrays (FPGA) yet still be able to cope with …

    cape-town Repository record for A hardware implementation of a Viterbi decoder for a (3,2/3) TCM code (opens in a new tab)

  5. Wireless transceiver for the TLL5000 Platform: protocol, error correction, and interface to hardware

    … implementation of a convolutional encoder and Viterbi decoder, and the writing of a driver to control the wireless hardware which will all run on the TLL-SILC 6219 ARM processor attached to the TLL5000 Baseboards.

    texas Repository record for Wireless transceiver for the TLL5000 Platform: protocol, error correction, and interface to hardware (opens in a new tab)

  6. Implementing IS-95, the CDMA standard, on TMS320C6201 DSP

    … Texas Instruments (TI) has ASIC design for Viterbi Decoder on C54x. Several of the components in the forward link process are also implemented in hardware. However, having to design a specific hardware for a particular application is expensive and time consuming. Thus, the possibility of the …

    mit Repository record for Implementing IS-95, the CDMA standard, on TMS320C6201 DSP (opens in a new tab)

  7. Design and testing of a real time simulation for Trellis Coded Modulation

    … codes and varying and observing different Viterbi decoder parameters for coded 8PSK. TCM is coded modulation which means the choice of modulation scheme is linked with the encoding technique. Convolutional codes are important for an understanding of TCM. They are described by the rate …

    cape-town Repository record for Design and testing of a real time simulation for Trellis Coded Modulation (opens in a new tab)

  8. High performance non-symmetric multi-h CPFSK modulator and demodulator design

    … decoding algorithms were reviewed. Certain decoders exhibit lighter hardware demands, and in specific applications, are less susceptible to erasure problems. The Fano algorithm was selected as the best alternative to the Viterbi algorithm and was modified for the CPFSK implementation. The …

    cape-town Repository record for High performance non-symmetric multi-h CPFSK modulator and demodulator design (opens in a new tab)

  9. Communication avoiding parallel algorithms for amorphous problems

    Parallelizing large sized problem in parallel systems has always been a challenge for programmer. This difficulty is caused by the complexity of the existing systems as well as the target problems. This is becoming a greater issue as the data sizes are constantly growing and as a result, larger …

    uiuc Repository record for Communication avoiding parallel algorithms for amorphous problems (opens in a new tab)