Global ETD Search
Search theses and dissertations gathered from participating repositories worldwide. Every result links back to the library that holds it. No account is needed.
Results
Showing 1 to 5 of 5 for “"Virtex-5 FPGA"”.
-
Implementation of Directional Median Filtering using Field Programmable Gate Arrays
… implementation methods were designed for Xilinx Virtex 5 FPGA devices but were also attempted on Spartan 3E. The proposed methods used less than 30% of the resources on Virtex 5 FPGA but the resource utilization on Spartan 3E exceeded the number of available resources. After an initial delay, …
-
A timeshared, runtime reconfigurable hardware co-processing architecture
… this thesis, we explore the potential of using FPGA partial reconfiguration to create a platform for customized hardware cores that may be loaded on demand, at runtime, and replaced when not in use. We implement two new software tools, bitparse and bitrender, to demonstrate the bitstream …
-
Hybrid FPGA and GPP Implementation of IEEE 802.15.4 Physical Layer
… are explored. The first case is an FPGA implementation of IEEE 802.15.4 PHY on the Xilinx Spartan-3A DSP FPGA of USRP N210. All of the signal processing tasks are performed on the FPGA, while less complex MAC (Media Access Control) layer tasks are performed in GNU Radio on the host. …
-
Implementation of the Transmitting Functionality on the TIGER-3 FPGA-based Transceiver Platform
… The TIGER-3 transceiver is built around a Virtex-5 FPGA that is connected to various peripherals such as ADCs, DACs, and digital step attenuators that make it perfectly suited to a wide variety of HF radar applications. Currently, the mode of operation of the TIGER-3 platform is limited, as …