Global ETD Search

Search theses and dissertations gathered from participating repositories worldwide. Every result links back to the library that holds it. No account is needed.

Results

Showing 1 to 7 of 7 for “"Very Long Instruction Word"”.

  1. Power and Interconnect Analysis in Very Long Instruction Word Architectures

    uiuc

  2. Evaluating the Scalability of SDF Single-chip Multiprocessor Architecture Using Automatically Parallelizing Code

    … program exhibits different types of parallelism: instruction level parallelism (ILP), thread level parallelism (TLP), or data level parallelism (DLP). Likewise, architectures can be designed to exploit one or more of these types of parallelism. It is generally not possible to design architectures …

    unt Repository record for Evaluating the Scalability of SDF Single-chip Multiprocessor Architecture Using Automatically Parallelizing Code (opens in a new tab)

  3. Approximation of CPU code using neural networks

    … of programmers, while ASICs can perform very specific tasks very efficiently at the expense of ease-of-use and flexibility. Other devices such as digital signal processors (DSPs), graphics processing units (GPUs), and field programmable gate arrays (FPGAs) occupy intermediate …

    uiuc Repository record for Approximation of CPU code using neural networks (opens in a new tab)

  4. Entwurfsraumexploration ressourceneffizienter VLIW-Prozessoren

    … eng gekoppelten Funktionseinheiten skalierbarer Very-Long-Instruction-Word (VLIW)-Prozessoren eignen sich insbesondere für Anwendungsszenarien, in denen eine hohe Ressourceneffizienz gefordert ist. Diese Arbeit dokumentiert die Entwurfsraumexploration einer skalierbaren und ressourceneffizienten …

    bielefeld Repository record for Entwurfsraumexploration ressourceneffizienter VLIW-Prozessoren (opens in a new tab)

  5. Vector processor virtualization: distributed memory hierarchy and simultaneous multithreading

    … for such applications. Superscalar and VLIW (Very Long Instruction Word) processors, along with SIMD (Single-Instruction Multiple-Data) and vector processor (VP) accelerators, are among the available options for designers to accomplish their desired requirements. On the other hand, these …

    njit Repository record for Vector processor virtualization: distributed memory hierarchy and simultaneous multithreading (opens in a new tab)

  6. Design And Analysis Of Time-Predicatable Single-Core And Multi-Core Processors

    … In this dissertation, time predictability of the instruction cache is studied on both single core processors and multi-core processors. It is observed that many features in modern microprocessor architecture such as cache memories and branch prediction are in favor of average-case performance, …

    siu-theses Repository record for Design And Analysis Of Time-Predicatable Single-Core And Multi-Core Processors (opens in a new tab)

  7. Efficient Binary Field Multiplication on a VLIW DSP

    … extensively on modular multiplication with long operands. We investigate the opportunities to optimize this operation in a heterogeneous multiprocessing platform such as TI OMAP3530. By migrating the long operand modular multiplication from a general-purpose ARM Cortex A8 to a specialized …

    vt Repository record for Efficient Binary Field Multiplication on a VLIW DSP (opens in a new tab)