Global ETD Search

Novel Architectures for Trace Buffer Design to facilitate Post-Silicon Validation and Test

Pandit, ShuchiVirginia Tech2014

… values as possible during debug. To do so, trace buffers have been proposed for enhancing the observability of internal signals during post-silicon debug. Trace Buffers are used to trace (record the values of) the internal signals in real-time when chip is in its normal operation. However, …

vt Repository record for Novel Architectures for Trace Buffer Design to facilitate Post-Silicon Validation and Test (opens in a new tab)