Global ETD Search
Search theses and dissertations gathered from participating repositories worldwide. Every result links back to the library that holds it. No account is needed.
Results
Showing 1 to 12 of 12 for “"Timing Driven"”.
-
Timing Driven Analytical Placement for FPGA
… this thesis, we propose a new fast and efficient timing driven analytical placement engine targeted at global placement for FPGAs followed by low temperature SA for detailed placement. Our global placement engine uses quadratic programming approach to minimize the wirelength and dynamic net …
-
Timing-driven optimization problems in VLSI CAD
… of VLSI circuits, with the satisfaction of timing constraints as the primary objective. We focus on problems where the underlying architecture is regular. Field Programmable Gate Arrays (FPGAs), identical standard cell based architectures and WSI arrays of blocks having a regular structure …
-
Hierarchical timing-driven partitioning and placement for symmetrical FPGAs
… routing delay estimation and hierarchical timing-driven placement to avoid timing problems in FPGAs.
-
Wire delay models for global placement of ASICs
… propagation delay between two logic gates for timing-driven global placement is proposed. The model is a function of the number of pins on the net, the half perimeter of the bounding box enclosing the net, and the half perimeter of the bounding box enclosing the driving pin and the sink pin. On …
-
An efficient and accurate timing macro-modeling algorithm for large hierarchical designs
… algorithms to accelerate hierarchical timing. We introduce LibAbs, an effective macro-modeling algorithm that efficiently supports high accuracy, high compression rate, and multi-threading. LibAbs applies tree-based graph reduction techniques to reduce the model size with accuracy …
-
Timing-Aware Automatic Floorplanning of Partially Reconfigurable Designs for Accelerating FPGA Productivity
… of debug logic. Automatic generation of a timing-driven floorplan for a partially reconfigurable design aims to remove the need for implementation iterations to meet all constraints. Floorplan speculation may anticipate small changes to a design. Although PATIS supports incremental design, …
-
Timing Analysis of Embedded Real -Time Systems
We address the problem of timing constraint derivation and validation for reactive and real-time embedded systems. We assume that such a system is structured into its tasks, and the structure is modeled using a task graph. Our solution uses the timing behavior committed by the environment to the …
-
Timing Analysis and Behavioral Synthesis with Process Variation
… with process variation is the need for accurate timing analysis in which process parameters such as gate length and oxide thickness are now modeled as probability density functions (pdf) instead of deterministic quantities. Statistical static timing analysis (SSTA) has emerged to fi ll that void. …
-
Effects of Prior Defoliation on the Timing of Life Cycle Events and Susceptibility to Natural Enemies of a Host Specific Gall-Former
… these patterns document an apparent shift in the timing of B. treatae emergence (Past: Oct.-Dec., Recent: Dec.-Mar.) and survivorship (Past: 0-50%, Recent: 0-13%) in the presence of natural enemies. These shifts in conjunction with past and recent defoliation of live oaks by oak leaf rollers …
-
CAD for a 3-dimensional FPGA
… (VPR) CAD tool for 2-D FPGAs. The tool performs timing-driven placement of logic blocks in the 3-dimensional grid of the FPGA using a two-stage Simulated Annealing (SA) process. The SA algorithm in the original VPR tool has been modified to focus more directly on minimizing the critical path …
-
High-Level Resource Binding and Allocation for Power and Performance Optimization
… the design hierarchy through its inclusion of a timing-driven floorplanner guided by a statistical static timing analysis engine which is used to modify and enhance the synthesis solution. FastYield is able to incorporate spatial correlations of process variations in its optimization, which are …
-
Distributed timing analysis
… larger, the need to efficiently analyze circuit timing with billions of transistors across multiple modes and corners is quickly becoming the major bottleneck to the overall chip design closure process. To alleviate the long runtimes, recent trends are driving the need of distributed timing …