Global ETD Search

Search theses and dissertations gathered from participating repositories worldwide. Every result links back to the library that holds it. No account is needed.

Results

Showing 1 to 5 of 5 for “"Timing Closure"”.

  1. Automatic Instantiation and Timing-Aware Placement of Bus Macros for Partially Reconfigurable FPGA Designs

    … the existing implementation flows facilitate timing closure late in the design cycle by reusing the layout of unmodified blocks, dynamic modular design accelerates implementation by achieving timing closure for each block independently. A complete re-implementation is still rapid as the design …

    vt Repository record for Automatic Instantiation and Timing-Aware Placement of Bus Macros for Partially Reconfigurable FPGA Designs (opens in a new tab)

  2. Synthesis of multi-cycle circuits from guarded atomic actions

    One solution to the timing closure problem is to perform infrequent operations in more than one clock cycle. Despite the apparent simplicity of the solution statement, it is not easily considered because it requires changes in RTL, which in turn exacerbates the verification problem. Another …

    mit Repository record for Synthesis of multi-cycle circuits from guarded atomic actions (opens in a new tab)

  3. New methods for electronic design automation problems

    … three domains are studied in this dissertation. Timing closure, which aims to satisfy the timing constraints, is always a key problem in the physical design flow. The challenges of timing closure for IC designs keep increasing as the technology advances. During the timing optimization process, …

    uiuc Repository record for New methods for electronic design automation problems (opens in a new tab)

  4. Strategies for Performance and Quality Improvement of Hardware Verification and Synthesis Algorithms

    … proposed a novel synthesis paradigm to achieve timing-closure called Timing-Aware CUt Enumeration (TACUE). In TACUE, optimization is conducted through three aspects: First, we propose a new divide-and-conquer strategy that generates multiple sub-cuts on the critical parts of the circuit. …

    vt Repository record for Strategies for Performance and Quality Improvement of Hardware Verification and Synthesis Algorithms (opens in a new tab)

  5. Layout decomposition for triple patterning lithography

    … circuits, and often lead to unexpected power/timing degenerations. Mask misalignment would complicate the way of simulating timing closure if engineers do not understand the underlying effects of mask misalignment, which only exists in multiple patterning decompositions. We mathematically …

    uiuc Repository record for Layout decomposition for triple patterning lithography (opens in a new tab)