Global ETD Search

Search theses and dissertations gathered from participating repositories worldwide. Every result links back to the library that holds it. No account is needed.

Results

Showing 1 to 5 of 5 for “"Through Silicon Vias (TSV)"”.

  1. PI AND EMI ANALYSIS OF 3D IC SYSTEM WITH TSVS AND CO-PACKAGED OPTICS

    … hysteresis behavior of a through-silicon-vias (TSV) structure in 3D IC and analyzing its effect on the power integrity of a system with 3D IC.</p> <p>This second paper investigates the scaled tendency of the emissions in a router system loaded with hundreds of optical …

    must-thes Repository record for PI AND EMI ANALYSIS OF 3D IC SYSTEM WITH TSVS AND CO-PACKAGED OPTICS (opens in a new tab)

  2. Numerical analysis of TSV/micro-bump deformation due to chip misalignment and thermal processing in 3D IC packages

    … per volume and improved electrical performance through short vertical interconnect paths. Mechanical reliability of 3D IC packages is critical due to the widespread use of electronic devices. Misalignment induced shear deformation of the through-silicon vias (TSV) and solder micro-bumps are …

    unm Repository record for Numerical analysis of TSV/micro-bump deformation due to chip misalignment and thermal processing in 3D IC packages (opens in a new tab)

  3. Using far-field measurements for determining mixed-mode interactions at interfaces

    … the end loaded split (ELS) configuration for a silicon-epoxy interface, where the epoxy thickness was used to control the phase angle of the fracture mode-mix. Infra-red crack opening interferometry (IR-COI) was used to measure the normal crack opening displacements. For the resistance curves, …

    texas Repository record for Using far-field measurements for determining mixed-mode interactions at interfaces (opens in a new tab)

  4. Refresh reduction in dynamic memories

    … stacks. We propose the Xylem Thermal Through Silicon Via (TTSV) placement schemes, to reduce the temperature of the DRAM dies and the processor die in the stack. The TTSV placement should respect the DRAM array structure and handle unknown multicore hotspots. The resulting temperature …

    uiuc Repository record for Refresh reduction in dynamic memories (opens in a new tab)