Global ETD Search

Search theses and dissertations gathered from participating repositories worldwide. Every result links back to the library that holds it. No account is needed.

Results

Showing 1 to 3 of 3 for “"System-level design methodology"”.

  1. Analog and mixed-signal circuitry for system-assisted high-speed I/O links

    The state-of-the-art design methodology for high-speed I/O links is to specify component-level design requirements to achieve high-fidelity component-level performance. While designing each component in the link with high fidelity guarantees a reliable link, it does not inherently optimize the link …

    uiuc Repository record for Analog and mixed-signal circuitry for system-assisted high-speed I/O links (opens in a new tab)

  2. Ultra low power, high sensitivity secure wake-up receiver for the Internet of Things

    … is consumed by their wireless communication systems. However, most of the sensors and nodes have a highly constrained power budget or even operate using a batteryless energy-harvesting scheme. With tons of data being transmitted through the IoT nodes, the specifications dictate an ultra low …

    mit Repository record for Ultra low power, high sensitivity secure wake-up receiver for the Internet of Things (opens in a new tab)

  3. EARLY PERFORMANCE PREDICTION METHODOLOGY FOR MANY-CORES ON CHIP BASED APPLICATIONS

    … Time-to-market is a critical consideration while designing ASICs for these applications. Therefore, to reduce design cycle time, predicting system performance accurately at an early stage of design is essential. With process technology in nanometer era, physical phenomena such as crosstalk, …

    syracuse-diss Repository record for EARLY PERFORMANCE PREDICTION METHODOLOGY FOR MANY-CORES ON CHIP BASED APPLICATIONS (opens in a new tab)